DRAM Technology

More documents

Recommendations

Info

MOSFET Performance x Source L D V GS Gate N+ N+ Leff Ldrawn P-Substrate B V DS Drain High Performance & Low Power 1. Maximize On Current ! 2. Minimize Off Current ! Z y I D V DS =2V V DS =0.05V DRAM Technology SK hynix Lecture for POSTECH Page 20 Logarithmic Scale 0 V T Ideal MOS Current 1 2 3 On Current COX W I D GS 2 L Off Current 2 V V T V GS
DRAM Chip Architecture 1 MAT Cell Array Bit line sense amp Peripheral Circuit Word Line Sub WL driver Bit Line Cell Transistor DRAM Technology SK hynix Lecture for POSTECH Page 21 Cell Capacitor SN SNC BLC Cell BL Peripheral Transistor Peripheral
Page 1 and 2: DRAM Technology Research & Developm
Page 3 and 4: Contents • Overview • DRAM Fund
Page 5 and 6: Chips DRAM Technology SK hynix Lect
Page 7 and 8: Classification of Memory DRAM Techn
Page 9 and 10: History of DRAM Dr. Robert H. Denn
Page 11 and 12: DRAM Producer ▷ Elpida ▷ Hynix
Page 13 and 14: DRAM Scaling Trend Minimum Feature
Page 15 and 16: DRAM 제품 제조 과정 Design Ci
Page 17 and 18: What is MOSFET ? Source 0V Gate Gat
Page 19: NMOS & PMOS Structure Vs NMOSFET PM
Page 23 and 24: DRAM Cell Word Line SN SN SN Gate C
Page 25 and 26: Basic DRAM operation Capacitor (Cs)
Page 27 and 28: Basic Operation : Write V PP Total
Page 29 and 30: Basic Operation : Retention Field O
Page 31 and 32: DRAM Scaling • Scaling Methods
Page 33 and 34: Scaling 1. Design Rule . 80nm → 6
Page 35 and 36: Folded vs. Open BL Scheme SA Scheme
Page 37 and 38: DRAM Technology Node Scaling Challe
Page 39 and 40: Cell Transistor : Considerations on
Page 41 and 42: Why Scaling ? T pd CV I C ox WLV
Page 43 and 44: MOSFET Scaling Method S Wd eff COX
Page 45 and 46: How to Increase the Transistor Perf
Page 47 and 48: Homework 1. “Peripheral Transisto

DRAM Technology

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?