01.08.2013 Views

Chapter 22 Multichannel Audio Serial Port (McASP).pdf

Chapter 22 Multichannel Audio Serial Port (McASP).pdf

Chapter 22 Multichannel Audio Serial Port (McASP).pdf

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Integration www.ti.com<br />

<strong>22</strong>.2 Integration<br />

The device contains two instantiations of the <strong>McASP</strong> subsystem: <strong>McASP</strong>0 and <strong>McASP</strong>1. The <strong>McASP</strong><br />

subsystem includes a <strong>McASP</strong> peripheral, and transmit/receive buffers.<br />

Each <strong>McASP</strong> is configured with four serializers.<br />

CLK_M_OSC<br />

L3 Slow<br />

Interconnect<br />

L4 Peripheral<br />

Interconnect<br />

MPU Subsystem<br />

and PRU-ICSS<br />

Interrupts<br />

EDMA<br />

PRCM<br />

<strong>22</strong>.2.1 <strong>McASP</strong> Connectivity Attributes<br />

Figure <strong>22</strong>-1. <strong>McASP</strong>0–1 Integration<br />

AXEVT0<br />

AREVT0<br />

MCASP_FCLK<br />

DMA/Data<br />

12 TINT Interface<br />

<strong>McASP</strong><br />

Subsystem<br />

TINT 34<br />

CFG Interface<br />

x_intr_pend<br />

r_intr_pend<br />

xevent_dreq<br />

revent_dreq<br />

aux_clk<br />

AHCLKX MCAx_AHCLKX<br />

ACLKX MCAx_ACLKX<br />

AFSX<br />

MCAx_AFSX<br />

AHCLKR<br />

ACLKR<br />

AFSR<br />

AXR0<br />

AXR1<br />

AXR2<br />

AXR3<br />

AXR[9:4]<br />

AMUTE<br />

AMUTEIN<br />

<strong>McASP</strong>x Pads<br />

MCAx_AHCLKR<br />

MCAx_ACLKR<br />

MCAx_AFSR<br />

MCAx_AXR0<br />

MCAx_AXR1<br />

MCAx_AXR2<br />

MCAx_AXR3<br />

The general connectivity attributes for the <strong>McASP</strong> modules are summarized in Table <strong>22</strong>-1<br />

Table <strong>22</strong>-1. <strong>McASP</strong> Connectivity Attributes<br />

Attributes Type<br />

Power Domain Peripheral Domain<br />

Clock Domain PD_PER_L3S_GCLK (OCP Clock)<br />

PD_PER_MCASP_FCLK (Aux Clock)<br />

Reset Signals PER_DOM_RST_N<br />

Idle/Wakeup Signals Smart Idle<br />

Interrupt Requests 1 Transmit Interrupt per instance<br />

x_intr_pend - to MPU Subsystem (MCATXINTx) and PRU-<br />

ICSS (mcasp_x_intr_pend)<br />

1 Receive Interrupt<br />

r_intr_pend - to MPU Subsystem (MCARXINTx) and PRU-<br />

ICSS (mcasp_r_intr_pend)<br />

DMA Requests 2 DMA requests per instance to EDMA (Transmit: AXEVTx,<br />

Receive: AREVTx)<br />

Physical Address L3 Slow slave port (data)<br />

L4 Peripheral slave port (CFG)<br />

3928 <strong>Multichannel</strong> <strong>Audio</strong> <strong>Serial</strong> <strong>Port</strong> (<strong>McASP</strong>) SPRUH73E–October 2011–Revised May 2012<br />

Submit Documentation Feedback<br />

Copyright © 2011–2012, Texas Instruments Incorporated

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!