02.08.2013 Views

Xilinx Command Line Tools User Guide: (UG628)

Xilinx Command Line Tools User Guide: (UG628)

Xilinx Command Line Tools User Guide: (UG628)

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Chapter 4: NetGen<br />

Syntax<br />

-intstyle ise|xflow<br />

When using -intstyle, one of three modes must be specified:<br />

• -intstyle ise indicates the program is being run as part of an integrated design<br />

environment.<br />

• -intstyle xflow indicates the program is being run as part of an integrated<br />

batch flow.<br />

Note -intstyle is automatically invoked when running in an integrated environment<br />

such as Project Navigator or XFLOW.<br />

-mhf (Multiple Hierarchical Files)<br />

This option is used to write multiple hierarchical files. One hierarchical file will be<br />

written for each module that has the KEEP_HIERARCHY attribute.<br />

Note See Preserving and Writing Hierarchy Files for additional information.<br />

Syntax<br />

-mhf<br />

-ofmt (Output Format)<br />

This is a required option that specifies the output format for netlists (either Verilog<br />

or VHDL).<br />

Syntax<br />

-ofmt verilog|vhdl<br />

-pcf (PCF File)<br />

This option lets you specify a Physical Constraints File (PCF) as input to NetGen. You<br />

only need to specify a PCF file if you use prorating constraints (temperature and/or<br />

voltage).<br />

Temperature and voltage constraints and prorated delays are described in the Constraints<br />

<strong>Guide</strong> (UG625).<br />

Syntax<br />

-pcf pcf_file.pcf<br />

-s (Change Speed)<br />

This option instructs NetGen to annotate the device speed grade you specify to the<br />

netlist.<br />

Syntax<br />

-s speed grade|min<br />

speed grade can be entered with or without the leading dash. For example, both -s 3<br />

and -s -3 are allowed.<br />

Some architectures support the -s min option, which instructs NetGen to annotate<br />

a process minimum delay, rather than a maximum worst-case to the netlist. Use the<br />

Speedprint or PARTGen utility programs in the software to determine whether process<br />

minimum delays are available for your target architecture. See the PARTGen chapter for<br />

additional information.<br />

<strong>Command</strong> <strong>Line</strong> <strong>Tools</strong> <strong>User</strong> <strong>Guide</strong><br />

50 www.xilinx.com <strong>UG628</strong> (v 14.2) July 25, 2012

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!