HyperLynx – High Speed PCB Design Workshop - RTP Designers ...

More documents

Recommendations

Info

Write Leveling � Write leveling adjusts the DQS to CK relationship by the controller — Uses a simple feedback provided by the DRAM � Memory controller has an adjustable delay setting on DQS — Used to align the rising edge of DQS with the clock at the DRAM pin � DRAM asynchronously feeds back CK sampled with the rising edge of DQS � The controller repeatedly delays DQS until a transition from 0 to 1 is detected and determines DQS delay HyperLynx – High Speed PCB Design Workshop 54
Termination � On-Die Termination used for Data/Strobes — Dynamic and controllable as in DDR2 � Address, Command, and Control signals no longer require pull-up terminations on PCB — Termination is on DIMM module � 39 ohm pull-up termination Source: Samsung Electronics HyperLynx – High Speed PCB Design Workshop 55
Page 1 and 2:
Mentor Graphics DDR DDR Memory So S
Page 3 and 4: *Courtesy of Hynix Semiconductor Me
Page 5 and 6: � DDR Operating Speeds — DDR200
Page 7 and 8: � Termination — Requires series
Page 9 and 10: DDR Unbuffered DIMMs � Address si
Page 11 and 12: DDR Electrical Characteristics —
Page 13 and 14: DDR Impedance Characteristics — R
Page 15 and 16: DDR2 Bandwidth � Not necessarily
Page 17 and 18: DDR2 On Die Termination � How ODT
Page 19 and 20: — Data/Strobe DDR2 Unbuffered DIM
Page 21 and 22: DDR2 Electrical Characteristics —
Page 23 and 24: DDR2 Timing Characteristics � Sig
Page 25 and 26: DDR2 Timing Characteristics � Set
Page 27 and 28: � Why Derating? DDR2 Timing Chara
Page 29 and 30: Agenda DDR Memory design 1. DDR/DDR
Page 31 and 32: DDR/DDR2 Design Challenges Address
Page 33 and 34: DDR/DDR2 Design Challenges Power Pl
Page 35 and 36: DDR Design Guidelines � What resu
Page 37 and 38: DDR Design Guidelines � What resu
Page 39 and 40: DDR Design Guidelines � Spacing R
Page 41 and 42: DDR2 Design Guidelines � What res
Page 43 and 44: DDR2 Design Guidelines � What res
Page 45 and 46: DDR2 Design Guidelines � Spacing
Page 47 and 48: Data Rate System support Signaling
Page 49 and 50: DDR3 Market Trends � Main growth
Page 51 and 52: Lower Power � Supply voltage redu
Page 53: Fly-by Architecture � Address, Co
Page 57 and 58: Agenda DDR Memory design 1. DDR/DDR
Page 59 and 60: Additional Technology Design kits
Page 61 and 62: Acknowledgments � Special thanks
show all

HyperLynx – High Speed PCB Design Workshop - RTP Designers ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?