LDPC Decoding: VLSI Architectures and Implementations
LDPC Decoding: VLSI Architectures and Implementations
LDPC Decoding: VLSI Architectures and Implementations
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Check Node Unit (CNU) Design<br />
( i)<br />
i<br />
i −<br />
κ →<br />
= →<br />
= min<br />
( )<br />
( )<br />
R Q<br />
l′∈ Ν m \ l l ′ → m<br />
( ) 1<br />
m l m l<br />
bits to checks<br />
m<br />
checks to bits<br />
m<br />
i<br />
Q n1 −> m<br />
= −10<br />
i<br />
i<br />
Q −> m<br />
13<br />
Q n<br />
n 2−><br />
=<br />
m<br />
−5<br />
L 1 L 2 L 3<br />
3<br />
=<br />
i<br />
i<br />
R −> -5<br />
= i<br />
−> n2 -10 R m −> n 5<br />
m<br />
= n1 R m<br />
L 1 L 2 L 3<br />
3 =<br />
Flash Memory Summit 2013<br />
Santa Clara, CA 9<br />
9