ug900-vivado-logic-simulation

More documents

Recommendations

Info

Chapter 2: Understanding Simulation Components in Vivado RAMB18E1/RAMB36E1 To reduce the simulation runtimes, the fast block RAM simulation model has the following features disabled compared to the full model: • Error Correction Code (ECC) • Collision checks • Cascade mode FIFO18E1/FIFO36E1 To reduce the simulation runtimes, the fast FIFO simulation model has the following features removed from the full model: • ECC • Design Rules Check (DRC) for RESET and almostempty and almostfull offset • Output padding: X for data out, 1 for counters • First word fall-through • almostempty and almostfull flags Note: In some IP, such as FIFO Generator, these signals are mapped as PROG_EMPTY and PROG_FULL. DSP48E1 To reduce the simulation runtimes, the fast DSP48E1 simulation model has the following features removed from the full model. • Pattern Detection • OverFlow/UnderFlow • DRP interface support GTHE2_CHANNEL/GTHE2_COMMON To reduce the simulation runtimes, the fast GTHE2 simulation model has the following feature differences: • GTH links must be synchronous with no Parts Per Million (PPM) rate differences between the near and far end link partners. • Latency through the GTH is not cycle accurate with the hardware operation. Logic Simulation www.xilinx.com Send Feedback 20 UG900 (v2014.1) April 23, 2014
Chapter 2: Understanding Simulation Components in Vivado GTXE2_CHANNEL/GTXE2_COMMON To reduce the simulation runtimes, the fast GTXE2 simulation model has the following feature differences: • GTX links must be of synchronous with no Parts Per Million (PPM) rate differences between the near and far end link partners. • Latency through the GTX is not cycle accurate with the hardware operation. Using Verilog UNIFAST Library There are two methods of simulating with the UNIFAST models. • Method 1 is the recommended method whereby you simulate with all the UNIFAST models. • Method 2 is for more advanced users to determine which modules to use with the UNIFAST models. The following subsections describe these simulation methods. Logic Simulation www.xilinx.com Send Feedback 21 UG900 (v2014.1) April 23, 2014
Page 1 and 2: Vivado Design Suite User Guide Logi
Page 3 and 4: Table of Contents Chapter 1: Logic
Page 5 and 6: Simulating Xilinx Designs using Que
Page 7 and 8: Chapter 1: Logic Simulation Overvie
Page 9 and 10: Chapter 1: Logic Simulation Overvie
Page 11 and 12: Chapter 2 Understanding Simulation
Page 13 and 14: Chapter 2: Understanding Simulation
Page 19: Chapter 2: Understanding Simulation
Page 41 and 42: Chapter 3 Using the Vivado Simulato
Page 43 and 44: Chapter 3: Using the Vivado Simulat
Page 67 and 68: Chapter 4: Analyzing with the Vivad
Page 69 and 70: Chapter 4: Analyzing with the Vivad
Page 71 and 72:
Chapter 4: Analyzing with the Vivad
Page 73 and 74:
Page 75 and 76:
Page 77 and 78:
Page 79 and 80:
Page 81 and 82:
Page 83 and 84:
Page 85 and 86:
Page 87 and 88:
Page 89 and 90:
Page 91 and 92:
Page 93 and 94:
Chapter 5 Using Vivado Simulator Co
Page 95 and 96:
Chapter 5: Using Vivado Simulator C
Page 97 and 98:
Page 99 and 100:
Page 101 and 102:
Page 103 and 104:
Page 105 and 106:
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Chapter 6: Debugging a Design with
Page 121 and 122:
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Chapter 7 Simulating with QuestaSim
Page 131 and 132:
Chapter 7: Simulating with QuestaSi
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Page 139 and 140:
Page 141 and 142:
Page 143 and 144:
Chapter 8: Simulating with Cadence
Page 145 and 146:
Page 147 and 148:
Page 149 and 150:
Chapter 9 Simulating with Synopsys
Page 151 and 152:
Chapter 9: Simulating with Synopsys
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Appendix A: Value Rules in Vivado S
Page 159 and 160:
Appendix B: Vivado Simulator Mixed
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Appendix C: Vivado Simulator Quick
Page 171 and 172:
Appendix C: Vivado Simulator Quick
Page 173 and 174:
Appendix D: SystemVerilog Construct
Page 175 and 176:
Page 177 and 178:
Page 179 and 180:
Appendix E Additional Resources and
show all

ug900-vivado-logic-simulation

Create successful ePaper yourself

Delete template?

Save as template?