ug900-vivado-logic-simulation

More documents

Recommendations

Info

Chapter 2: Understanding Simulation Components in Vivado Table 2-9 shows the string options you can use with SIM_COLLISION_CHECK to control simulation behavior in the event of a collision. Table 2-9: String SIM_COLLISION_CHECK Strings Write Collision Messages ALL Yes Yes Write Xs on the Output WARNING_ONLY Yes No. Applies only at the time of collision. Subsequent reads of the same address space could produce Xs on the output. GENERATE_X_ONLY No Yes None No No. Applies only at the time of collision. Subsequent reads of the same address space could produce Xs on the output. Apply the SIM_COLLISION_CHECK at an instance level so you can change the setting for each block RAM instance. Dumping the Switching Activity Interchange Format File for Power Analysis The Switching Activity Interchange Format (SAIF) is an ASCII report that assists in extracting and storing switching activity information generated by simulator tools. This switching activity can be back-annotated into the Xilinx power analysis and optimization tools for the power measurements and estimations. See the information about the respective simulator for more detail: • Vivado simulator: Power Analysis Using Vivado Simulator, page 126 • Dumping SAIF in QuestaSim/ModelSim, page 140 • Dumping SAIF for Power Analysis in IES, page 148 • Dumping SAIF for Power Analysis for VCS, page 155 Logic Simulation www.xilinx.com Send Feedback 40 UG900 (v2014.1) April 23, 2014
Chapter 3 Using the Vivado Simulator from the Vivado IDE Introduction This chapter describes the Vivado ® simulator features, which are available in the Vivado Integrated Design Environment (IDE), allowing you to do pushbutton waveform tracing and debug. The Vivado simulator is a Hardware Description Language (HDL) event-driven simulator that supports functional and timing simulations for VHDL, Verilog, and mixed VHDL/Verilog designs. See the “Important” note on page 60 for timing simulation support information. See Vivado Design Suite Tutorial: Logic Simulation (UG937) [Ref 8] for a step-by-step demonstration of how to run Vivado simulation. Vivado Simulator Features The Vivado simulator supports the following features: • Source code debugging • SDF annotation • VCD dumping • SAIF dumping for power analysis and optimization • Native support for HardIP blocks (such as serial transceivers and PCIe ® ) • Multi-threaded compilation • Mixed language (VHDL and Verilog) use • Single-click simulation re-compile and re-launch • One-click compilation and simulation • Built-in support for Xilinx ® simulation libraries • Real-time waveform update Logic Simulation www.xilinx.com Send Feedback 41 UG900 (v2014.1) April 23, 2014
Page 1 and 2: Vivado Design Suite User Guide Logi
Page 3 and 4: Table of Contents Chapter 1: Logic
Page 5 and 6: Simulating Xilinx Designs using Que
Page 7 and 8: Chapter 1: Logic Simulation Overvie
Page 9 and 10: Chapter 1: Logic Simulation Overvie
Page 11 and 12: Chapter 2 Understanding Simulation
Page 13 and 14: Chapter 2: Understanding Simulation
Page 39: Chapter 2: Understanding Simulation
Page 43 and 44: Chapter 3: Using the Vivado Simulat
Page 67 and 68: Chapter 4: Analyzing with the Vivad
Page 91 and 92:
Chapter 4: Analyzing with the Vivad
Page 93 and 94:
Chapter 5 Using Vivado Simulator Co
Page 95 and 96:
Chapter 5: Using Vivado Simulator C
Page 97 and 98:
Page 99 and 100:
Page 101 and 102:
Page 103 and 104:
Page 105 and 106:
Page 107 and 108:
Page 109 and 110:
Page 111 and 112:
Page 113 and 114:
Page 115 and 116:
Page 117 and 118:
Page 119 and 120:
Chapter 6: Debugging a Design with
Page 121 and 122:
Page 123 and 124:
Page 125 and 126:
Page 127 and 128:
Page 129 and 130:
Chapter 7 Simulating with QuestaSim
Page 131 and 132:
Chapter 7: Simulating with QuestaSi
Page 133 and 134:
Page 135 and 136:
Page 137 and 138:
Page 139 and 140:
Page 141 and 142:
Page 143 and 144:
Chapter 8: Simulating with Cadence
Page 145 and 146:
Page 147 and 148:
Page 149 and 150:
Chapter 9 Simulating with Synopsys
Page 151 and 152:
Chapter 9: Simulating with Synopsys
Page 153 and 154:
Page 155 and 156:
Page 157 and 158:
Appendix A: Value Rules in Vivado S
Page 159 and 160:
Appendix B: Vivado Simulator Mixed
Page 161 and 162:
Page 163 and 164:
Page 165 and 166:
Page 167 and 168:
Page 169 and 170:
Appendix C: Vivado Simulator Quick
Page 171 and 172:
Appendix C: Vivado Simulator Quick
Page 173 and 174:
Appendix D: SystemVerilog Construct
Page 175 and 176:
Page 177 and 178:
Page 179 and 180:
Appendix E Additional Resources and
show all

ug900-vivado-logic-simulation

Create successful ePaper yourself

Delete template?

Save as template?