08.09.2014 Views

Overcoming the Challenges of Parallel RF Test - Semiconductor ...

Overcoming the Challenges of Parallel RF Test - Semiconductor ...

Overcoming the Challenges of Parallel RF Test - Semiconductor ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

Summary<br />

<strong>Parallel</strong> <strong>RF</strong> <strong>Test</strong> presents a unique Challenge<br />

• Calibrate <strong>RF</strong> path loss using scalar techniques.<br />

• Characterize port-to-port isolation.<br />

• Design probe card to optimize for parallel test.<br />

• Write a true parallel-processing test program.<br />

• Optimize your test program as early as<br />

possible.<br />

– Assure adequate test coverage.<br />

– Lower your test cost per die.<br />

June 8 to 11, 2008<br />

IEEE SW <strong>Test</strong> Workshop 28

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!