07.11.2014 Views

10Gbps Optical Receiver and VCSEL Driver in 0.13um CMOS ...

10Gbps Optical Receiver and VCSEL Driver in 0.13um CMOS ...

10Gbps Optical Receiver and VCSEL Driver in 0.13um CMOS ...

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

a decision circuit is used to remove the noise from the received signal.<br />

The decision circuit is timed by a clock recovery circuit which extracts<br />

a clock signal from the received data. It is important that the clock<br />

driv<strong>in</strong>g the retimer (flip-flop) has a well-def<strong>in</strong>ed phase relationship<br />

with the received data such that the signal is sampled at the optimum<br />

po<strong>in</strong>t dur<strong>in</strong>g the bit period. F<strong>in</strong>ally, the signal can be multiplexed down<br />

to multiple lower bit rate signals us<strong>in</strong>g a de-multiplexer (DEMUX). A<br />

block diagram of this typical optical receiver is shown <strong>in</strong> Fig 2.1 [7].<br />

Figure 2.1 Block Diagram of <strong>Optical</strong> <strong>Receiver</strong><br />

2.1.1 Photodiode<br />

The first element <strong>in</strong> an optical receiver is the photodiode. It is<br />

important to underst<strong>and</strong> the ma<strong>in</strong> characteristics of this device, namely<br />

responsivity <strong>and</strong> noise, <strong>in</strong> order to be able to discuss <strong>and</strong> calculate the<br />

6

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!