13.07.2015 Views

ISSCC2015AdvanceProgram

ISSCC2015AdvanceProgram

ISSCC2015AdvanceProgram

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

SESSION 26Wednesday February 25 th , 1:30 PMNyquist-Rate ConvertersSession Chair: Hae-Seung Lee, Massachusetts Institute of Technology,Cambridge, MAAssociate Chair: Seng-Pan U, University of Macau, Macau, China26.1 A 1mW 71.5dB SNDR 50MS/s 13b Fully Differential 1:30 PMRing-Amplifier-Based SAR-Assisted Pipeline ADCY. Lim 1,2 , M. P. Flynn 11University of Michigan, Ann Arbor, MI2Samsung Electronics, Yongin, Korea26.2 A 5.5fJ/conv-step 6.4MS/s 13b SAR ADC Utilizing 2:00 PMa Redundancy-Facilitated BackgroundError-Detection-and-Correction SchemeM. Ding 1 , P. Harpe 2 , Y-H. Liu 1 , B. Busze 1 , K. Philips 1 , H. de Groot 11Holst Centre / imec, Eindhoven, The Netherlands2Eindhoven University of Technology, Eindhoven, The Netherlands26.3 An 800MS/s 10b/13b Receiver for 10GBASE-T 2:30 PMEthernet in 28nm CMOSJ. Mulder 1 , D. Vecchi 1 , Y. Ke 1 , S. Bozzola 1 , M. Core 2 ,N. Saputra 3 , Q. Zhang 1 , J. Riley 1 , H. Yan 1 , M. Introini 1 ,S. Wang 1 , C. M. Ward 1 , J. Westra 1 , J. Wan 1 , K. Bult 11Broadcom, Bunnik, The Netherlands2Broadcom, Irvine, CA3Qualcomm, San Diego, CABreak3:00 PM26.4 A 21fJ/conv-step 9 ENOB 1.6GS/s 2× Time-Interleaved 3:15 PMFATI SAR ADC with Background Offset and Timing-SkewCalibration in 45nm CMOSB-R-S. Sung 1 , D-S. Jo 1 , I-H. Jang 1 , D-S. Lee 2 , Y-S. You 2 ,Y-H. Lee 2 , H-J. Park 2 , S-T. Ryu 11KAIST, Daejeon, Korea2Samsung Electronics, Hwaseong, Korea26.5 A 5.5mW 6b 5GS/s 4×-Interleaved 3b/cycle SAR ADC 3:45 PMin 65nm CMOSC-H. Chan 1 , Y. Zhu 1 , S-W. Sin 1 , S-P. U 1,2 , R. Martins 1,31University of Macau, Macao, China2Synopsys, Macao, China3Instituto Superior Tecnico, Universidade de Lisboa, Portugal26.6 A 5GS/s 150mW 10b SHA-Less Pipelined/SAR Hybrid 4:15 PMADC in 28nm CMOSM. Brandolini 1 , Y. Shin 1 , K. Raviprakash 1 , T. Wang 1 , R. Wu 1 ,H. M. Geddada 1 , Y-J. Ko 2 , Y. Ding 2 , C-S. Huang 2 , W-T. Shih 2 ,M-H. Hsieh 2 , W-T. Chou 1 , T. Li 1 , A. Shrivastava 1 , Y-C. Chen 1 ,J-J. Hung 1 , G. Cusmai 1 , J. Wu 1 , M. M. Zhang 1 , G. Unruh 1 ,A. Venes 1 , H. S. Huang 2 , C-Y. Chen 11Broadcom, Irvine, CA2Broadcom, Hsinchu, Taiwan26.7 A 2.6b/cycle-Architecture-Based 10b 1.7GS/s 15.4mW 4:45 PM4×-Time-Interleaved SAR ADC with a MultistepHardware-Retirement TechniqueH-K. Hong 1 , H-W. Kang 1 , D-S. Jo 1 , D-S. Lee 2 , Y-S. You 2 ,Y-H. Lee 2 , H-J. Park 2 , S-T. Ryu 11KAIST, Daejeon, Korea2Samsung Electronics, Hwaseong, KoreaConclusion5:15 PM44

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!