13.07.2015 Views

VS1063 Hardware Guide - VLSI Solution

VS1063 Hardware Guide - VLSI Solution

VS1063 Hardware Guide - VLSI Solution

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>VS1063</strong>a HW <strong>Guide</strong>7 HARDWARE REGISTERSUART_ST_TXRUNNING is set if the transmitter shift register is in operation.7.7.3 Data UART_DATAA read from UART_DATA returns the received byte in bits 7:0, bits 15:8 are returned as ’0’. Ifthere is no more data to be read, the receiver data register full indicator will be cleared.A receive interrupt will be generated when a byte is moved from the receiver shift register tothe receiver data register.A write to UART_DATA sets a byte for transmission. The data is taken from bits 7:0, otherbits in the written value are ignored. If the transmitter is idle, the byte is immediately movedto the transmitter shift register, a transmit interrupt request is generated, and transmission isstarted. If the transmitter is busy, the UART_ST_TXFULL will be set and the byte remains in thetransmitter data register until the previous byte has been sent and transmission can proceed.7.7.4 Data High UART_DATAHThe same as UART_DATA, except that bits 15:8 are used.7.7.5 Divider UART_DIVUART_DIV bitsName Bits DescriptionUART_DIV_D1 15:8 Divider 1 (0..255)UART_DIV_D2 7:0 Divider 2 (6..255)The divider is set to 0x0000 in reset. The ROM boot code must initialize it correctly dependingon the master clock frequency to get the correct bit speed. The second divider (D 2 ) must befrom 6 to 255.The communication speed f =the TX/RX speed in bps.f m(D 1 +1)×(D 2 ) , where f m is the master clock frequency, and f isVersion: 1.02, 2012-12-05 20

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!