Intel 45nm Process Overview - UCSB CAD & Test
Intel 45nm Process Overview - UCSB CAD & Test
Intel 45nm Process Overview - UCSB CAD & Test
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Ring Oscillator Performance<br />
DELAY PER STAGE (pS)<br />
9<br />
8<br />
7<br />
6<br />
5<br />
4<br />
3<br />
Fanout = 2<br />
65nm @ 1.2V<br />
<strong>45nm</strong> @1.1V<br />
10 100 1000 10000<br />
IOFFN + IOFFP (nA/um)<br />
FO=2 delay of 5.1 ps at I OFFN = I OFFP = 100 nA/μm<br />
23% better than 65 nm at the same leakage<br />
23