CoreSight SoC Technical Reference Manual - ARM Information Center

Programmers Model
Table 3-32 shows the bit assignments.
Table 3-32 CIDR1 bit assignments
Bits Name Function
[31:8] Reserved -
[7:4] CLASS Class of the component, for example, if the component is a ROM table or a generic CoreSight component.
Contains bits[15:12] of the component identification code.
0b0001 Indicates that the component is a ROM table.
[3:0] PRMBL_1 Contains bits[11:8] of the component identification code.
0b0000 Bits[11:8] of the identification code.
3.5.10 Component ID2 Register
The CIDR2 characteristics are:
Purpose
A component identification register that indicates the identification
registers are present.
Usage constraints There are no usage constraints.
Configurations
This register is available in all configurations.
Attributes See the register summary in Table 3-23 on page 3-25.
Figure 3-31 shows the bit assignments.
31 8 7 0
Reserved
PRMBL_2
Figure 3-31 CIDR2 bit assignments
Table 3-33 shows the bit assignments.
Table 3-33 CIDR2 bit assignments
Bits Name Function
[31:8] Reserved -
[7:0] PRMBL_2 Contains bits[23:16] of the component identification code.
0x05 Bits[23:16] of the identification code.
3.5.11 Component ID3 Register
The CIDR3 characteristics are:
Purpose
A component identification register that indicates the identification
registers are present.
Usage constraints There are no usage constraints.
Configurations
This register is available in all configurations.
Attributes See the register summary in Table 3-23 on page 3-25.
ARM DDI 0480D Copyright © 2011, 2012 ARM. All rights reserved. 3-32
ID010213
Non-Confidential