FS4400 PCI Express State Analysis Probe User Manual - FuturePlus ...

LAI Bit Definitions For a Single Direction x8 Link PCIe mode
Field Bits Definition Pod Bits
(Pod A4 is unused)
A4
(Pod A3 is unused)
A3
Lane 0 Sym Invalid 1 0= Valid 8b decode 1= Incorrect disparity or code violation. A2 16
Lane 0 Control Flag 1 1=K character (control) 0= D character (data) 15
Lane 0 8b Data 8 Decoded 8b value 14:7
Lane 1 Sym Invalid 1 0= Valid 8b decode 1= Incorrect disparity or code violation. 6
Lane 1 Control Flag 1 1=K character (control) 0= D character (data) 5
Lane 1 8b Data 8 Decoded 8b value
4:0
A1 16:14
Lane 2 Sym Invalid 1 0= Valid 8b decode 1= Incorrect disparity or code violation. 13
Lane 2 Control Flag 1 1=K character (control) 0= D character (data) 12
Lane 2 8b Data 8 Decoded 8b value 11:4
Lane 3 Sym Invalid 1 0= Valid 8b decode 1= Incorrect disparity or code violation. 3
Lane 3 Control Flag 1 1=K character (control) 0= D character (data) 2
Lane 3 8b Data 8 Decoded 8b value
1:0
B4 16:11
Default Store Flag 1 1= Store this state 0 = Discard 10
Aligned 1 1= Multi-lane link is word-aligned (bonded) 9
Data Error 1 1= This state includes an error 8
Packet Recognizer 3 1= Packet recognized (pulsed for one clock cycle during packet) 7:5
Unjust 1 1=TLP or DLLP Packet starts in Lane 4 4
Packet Sample
State
2 PSS[1] = SOP (start of packet or ordered set)
PSS[0] = EOP (end of packet or ordered set)
10=start, 01=end, 11=start & end
00=inside packet, inside ordered set or Idle
3:2
Event Code 6 Describes what type of packet, ordered set, signal event or
error event. Code is held for duration of packet or ordered set,
1:0
except that signal and error events can over-write any state
except the start state. When start and end coincide, the event
B3 16:13
code for the starting packet is displayed.
Any LOS 1 1= Any active lane has Loss of Signal
12
0= All active lanes have Signal detect
Lane 4 Sym Invalid 1 0= Valid 8b decode 1= Incorrect disparity or code violation. 11
Lane 4 Control Flag 1 1=K character (control) 0= D character (data) 10
Lane 4 8b Data 8 Decoded 8b value 9:2
Lane 5 Sym Invalid 1 0= Valid 8b decode 1= Incorrect disparity or code violation. 1
Lane 5 Control Flag 1 1=K character (control) 0= D character (data)
0
Lane 5 8b Data 8 Decoded 8b value B2 16:9
Lane 6 Sym Invalid 1 0= Valid 8b decode 1= Incorrect disparity or code violation. 8
Lane 6 Control Flag 1 1=K character (control) 0= D character (data) 7
Lane 6 8b Data 8 Decoded 8b value
6:0
B1 15
Lane 7 Sym Invalid 1 0= Valid 8b decode 1= Incorrect disparity or code violation. 14
Lane 7 Control Flag 1 1=K character (control) 0= D character (data) 13
Lane 7 8b Data 8 Decoded 8b value 12:5
Spare 5 Unused bits
4:0
55