Chapter 4 Introduction
Chapter 4 Introduction
Chapter 4 Introduction
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
Morgan Kaufmann Publishers 31 January 2013Clocking Methodologyn Combinational logictransforms data during clock cyclesn Between clock edgesn Input from state elements,output to state elementn Longest delay determines clock periodCSE 420 <strong>Chapter</strong> 4 — The Processor — 11Building a Datapathn Datapathn Elements that process data and addressesin the CPUn Registers, ALUs, mux’s, memories, …n We will build a MIPS datapathincrementallyn Refining the overview design§4.3 Building a DatapathCSE 420 <strong>Chapter</strong> 4 — The Processor — 12
Change language