13.07.2015 Views

dsPIC33FJ12MC201/202 Data Sheet - Microchip

dsPIC33FJ12MC201/202 Data Sheet - Microchip

dsPIC33FJ12MC201/202 Data Sheet - Microchip

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>dsPIC33FJ12MC201</strong>/<strong>202</strong>3.4 CPU Control RegistersREGISTER 3-1:SR: CPU STATUS REGISTERR-0 R-0 R/C-0 R/C-0 R-0 R/C-0 R -0 R/W-0OA OB SA (1) SB (1) OAB SAB DA DCbit 15 bit 8R/W-0 (2) R/W-0 (3) R/W-0 (3) R-0 R/W-0 R/W-0 R/W-0 R/W-0IPL (2) RA N OV Z Cbit 7 bit 0Legend:C = Clear only bit R = Readable bit U = Unimplemented bit, read as ‘0’S = Set only bit W = Writable bit -n = Value at POR‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknownbit 15OA: Accumulator A Overflow Status bit1 = Accumulator A overflowed0 = Accumulator A has not overflowedbit 14 OB: Accumulator B Overflow Status bit1 = Accumulator B overflowed0 = Accumulator B has not overflowedbit 13 SA: Accumulator A Saturation ‘Sticky’ Status bit (1)1 = Accumulator A is saturated or has been saturated at some time0 = Accumulator A is not saturatedbit 12 SB: Accumulator B Saturation ‘Sticky’ Status bit (1)bit 11bit 10bit 9bit 81 = Accumulator B is saturated or has been saturated at some time0 = Accumulator B is not saturatedOAB: OA || OB Combined Accumulator Overflow Status bit1 = Accumulators A or B have overflowed0 = Neither Accumulators A or B have overflowedSAB: SA || SB Combined Accumulator ‘Sticky’ Status bit1 = Accumulators A or B are saturated or have been saturated at some time in the past0 = Neither Accumulator A or B are saturatedThis bit may be read or cleared (not set). Clearing this bit will clear SA and SB.DA: DO Loop Active bit1 = DO loop in progress0 = DO loop not in progressDC: MCU ALU Half Carry/Borrow bit1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data)of the result occurred0 = No carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sizeddata) of the result occurredNote 1: This bit can be read or cleared (not set).2: The IPL bits are concatenated with the IPL bit (CORCON) to form the CPU Interrupt PriorityLevel. The value in parentheses indicates the IPL if IPL = 1. User interrupts are disabled whenIPL = 1.3: The IPL Status bits are read-only when NSTDIS = 1 (INTCON1).DS70265E-page 22© 2007-2011 <strong>Microchip</strong> Technology Inc.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!