Design Checklist for PowerQUICC II Pro MPC8309 Processor

More documents

Recommendations

Info

$Set of General Math and Motor Control Functions for ARM Cortex ...$

Functional Blocks 7.10 eSDHC Table 18 lists the eSDHC interface pins. Signal Pin Type If Used Table 18. eSDHC Pin Listing Connection If Not Used Design Checklist for PowerQUICC II Pro MPC8309 Processor, Rev. 1 34 Freescale Semiconductor Notes SD_CLK O As needed Open Pin functionality determined by SICR_1[10-11] bit setting SD_CMD I/O As needed + 10 k� to OV DD SD_DAT3 I/O As SD_DAT3: 10k� to 100k� to OV DD As SD_CD: 160k� to GND SD_DAT2 I/O As needed + 10 k� to OV DD SD_DAT1 I/O As needed + 10 k� to OV DD SD_DAT0 I/O As needed + 10 k� to OV DD 2k–10k� to OV DD 2k–10k� to OV DD 2k–10k� to OV DD 2k–10k� to OV DD 2k–10k� to OV DD Pin functionality determined by SICRH[10–11] bit setting Can function as DAT3 line or as card detection pin in 4-bit mode and as card detection pin in 1-bit mode. Pin functionality determined by SICR_1[12–13] bit setting. 10 -100 k� to OVDD is required during the normal operating conditions. Board should have a 160 K pull-down resistor if DAT3 is used for an SD card detection. In this case, the pull-up resistor must be disconnected during the identification phase. The pull-up resistor must be connected and the pull-down resistor must be switched out after the identification phase Can function as DAT2 line or as read wait in 4-bit mode and as read wait in 1-bit mode Pin functionality determined by SICR_1[12-13] bit setting Can function as DAT1 line or as interrupt detect in 4-bit mode and as read wait in 1-bit mode Pin functionality determined by SICR_1[10–11] bit setting Can function as DAT0 line or as interrupt detect Pin functionality determined by SICR_1[10-11] bit setting
Signal Pin Type SD_CD I As needed + 100 k� to OV DD on the SD_CD signal and a 330 � pull down on the common pin of the WP/CD Switch of the SD Card connector SD_WP I As needed + 100 k� to OV DD on the SD_WP signal and a 330 � pull down on the common pin of the WP/CD Switch of the SD Card connector 7.11 FlexCAN 2k–10k� to OV DD 2k–10k� to OV DD Design Checklist for PowerQUICC II Pro MPC8309 Processor, Rev. 1 Functional Blocks SD_CD low implies card is present and high implies card is absent. Pin functionality determined by SICR_1[10-11] bit setting SD_WP high implies write protection is enabled on the SD Card and low implies write protection is disabled on the SD Card Pin functionality determined by SICR_1[10-11] bit setting The FlexCAN module is a communication controller implementing the CAN protocol according to the CAN 2.0B protocol specification.Table 19 lists the FlexCAN interface pins. Signal Pin Type If Used If Used Table 18. eSDHC Pin Listing (continued) Connection Table 19. FlexCAN Pin Listing Connection If Not Used If Not Used RXCAN1 I As Needed 1 - 4.7k� to GND TXCAN1 O As Needed 1 - 4.7k� to GND RXCAN2 I As Needed 1 - 4.7k� to GND TXCAN2 O As Needed 1 - 4.7k� to GND RXCAN3 I As Needed 1 - 4.7k� to GND TXCAN3 O As Needed 1 - 4.7k� to GND Freescale Semiconductor 35 Notes Notes Pin functionality determined by SICR_1[14-15] bit setting Pin functionality determined by SICR_1[14-15] bit setting Pin functionality determined by SICR_1[16-17] bit setting Pin functionality determined by SICR_1[16-17] bit setting Pin functionality determined by SICR_1[18-19] bit setting Pin functionality determined by SICR_1[18-19] bit setting
Page 1 and 2: Freescale Semiconductor Application
Page 3 and 4: atings only and functional operatio
Page 5 and 6: 2.6 PLL Power Supply Filtering Desi
Page 7 and 8: 4 Clocking Figure 3 shows the inter
Page 9 and 10: Design Checklist for PowerQUICC II
Page 15 and 16: From Target Board Sources (if any)
Page 17 and 18: Table 7 summarizes the DDR SDRAM pi
Page 21 and 22: 7.3 PCI Bus Interface Design Checkl
Page 23 and 24: Signal PCI_GNT[0] I/O External arbi
Page 25 and 26: Signal Pin Type USBDR_TXDRXD[3]/ GP
Page 27 and 28: 7.6 DUART Table 13 lists the dual U
Page 29 and 30: 7.9 QUICC Engine Communication Inte
Page 31 and 32: Signal Pin Type FEC2_RXD[3] / GPIO[
Page 33: 7.9.2 HDLC/TDM Ports The QUICC Engi
Page 37: How to Reach Us: Home Page: www.fre

Design Checklist for PowerQUICC II Pro MPC8309 Processor

Create successful ePaper yourself

Delete template?

Save as template?