Alexander (Sandy) Marquardt, Vaughn Betz, and Jonathan Rose

11. REFERENCES
[1] S. Brown, R. Francis, J. Rose, and Z. Vranesic, Field-Programmable
Gate Arrays, Kluwer Academic Publishers,
1992.
[2] Altera Inc., Data Book, 1998.
[3] Xilinx Inc., “XC5200 Series of FPGAs”, Data Book, 1997.
[4] Xilinx Inc., “Virtex 2.5 V Field Programmable Gate Arrays”,
Advance Product Data Sheet, 1998.
[5] S. Kaptanoglu et. al., “A new high density and very low cost
reprogrammable FPGA Architecture”, FPGA, 1999, pp. 3 -
12.
[6] O. Agrawal et. al., “An Innovative, Segmented High Performance
FPGA Family with Variable-Grain-Architecture and
Wide-gating Functions,” FPGA, 1999, pp. 17 - 26.
[7] V.Betz and J. Rose, “How Much Logic Should Go in an
FPGA Logic Block?,” IEEE Design and Test Magazine,
Spring 1998, pp. 10-15.
[8] V. Betz, “Architecture and CAD for Speed and Area Optimization
of FPGAs,” Ph. D. Dissertation, University of Toronto,
1998.
[9] V. Betz, J. Rose, A. Marquardt, Architecture and CAD for
Deep-Submicron FPGAs, Kluwer Academic Publishers, February
1999.
[10] A. Marquardt, V. Betz, J. Rose, “Using Cluster-Based Logic
Blocks and Timing-Driven Packing to Improve FPGA Speed
and Density”, FPGA, 1999, pp 37-46.
[11] S. Yang, “Logic Synthesis and Optimization Benchmarks,
Version 3.0,” Tech. Report, Microelectronics Center of North
Carolina, 1991.
[12] E. M. Sentovich et al, “SIS: A System for Sequential Circuit
Analysis,” Tech. Report No. UCB/ERL M92/41, University
of California, Berkeley, 1992.
[13] J. Cong and Y. Ding, “Flowmap: An Optimal Technology
Mapping Algorithm for Delay Optimization in Lookup-Table
Based FPGA Designs,” IEEE Trans. on CAD, Jan. 1994, pp
1-12.
[14] A. Marquardt, “Cluster-Based Architecture, Timing-Driven
Packing, and Timing-Driven Placement for FPGAs,”
M.A.Sc., University of Toronto, 1999.
[15] S. Kirkpatrick, C. Gelatt and M. Vecchi, “Optimization by
Simulated Annealing,” Science, May 13, 1983, pp. 671 - 680.
[16] C. Sechen and A. Sangiovanni-Vincentelli, “The TimberWolf
Placement and Routing Package,” JSSC, April 1985, pp. 510
- 522.
[17] C. Sechen and K. Lee, “An Improved Simulated Annealing
Algorithm for Row-Based Placement,” ICCAD, 1987, pp.
478 - 481.
[18] W. C. Elmore, “The Transient Response of Damped Linear
Networks with Particular Regard to Wideband Amplifiers,”
J. Applied Physics, Vol. 19, January 1948, pp. 55-63.
[19] T. Okamoto and J. Cong, “Buffered Steiner Tree Construction
with Wire Sizing for Interconnect Layout Optimization,”
ICCAD, 1996, pp. 44 - 49.
[20] J. Rose, R. J. Francis, D. Lewis and P. Chow, “Architecture
of Programmable Gate Arrays: The Effect of Logic Block
Functionality on Area Efficiency,” IEEE Journal of Solid
State Circuits, Oct. 1990, pp. 1217 - 1225.
[21] J. Rose and S. Brown. “Flexibility of Interconnection Structures
for Field-Programmable Gate Arrays,” JSSC, March
1991, pp. 277 - 282.