13.07.2015 Views

Transparents du cours - VHDL - MAE - Mémoire - Free

Transparents du cours - VHDL - MAE - Mémoire - Free

Transparents du cours - VHDL - MAE - Mémoire - Free

SHOW MORE
SHOW LESS

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

DSP48E• Virtex-5SX intro<strong>du</strong>ced a few new improvements in the DSP48E“enhanced” DSP block• The adder block was modified to become a mulifunctional ALU. Apattern compare was added to support the detection of saturation,overflow and underflow conditions• A 48-bit carry chain supports the propagation of partial sum andpro<strong>du</strong>ct carry’s so multiple DSP48E blocks can be chained to givehigher bit precision• ALU opcodes are dynamically controlled allowing functionalchanges on a clock cycle basisFPGA Intro<strong>du</strong>ction 33© 2009 Xilinx, Inc. All Rights ReservedFor Academic Use Only

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!