01.08.2013 Views

Chapter 24 Multichannel Serial Port Interface (McSPI).

Chapter 24 Multichannel Serial Port Interface (McSPI).

Chapter 24 Multichannel Serial Port Interface (McSPI).

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

www.ti.com Introduction<br />

<strong>24</strong>.1 Introduction<br />

This document is intended to provide programmers with a functional presentation of the Master/Slave<br />

<strong>Multichannel</strong> <strong>Serial</strong> <strong>Port</strong> <strong>Interface</strong> (<strong>McSPI</strong>) module. It also provides a register description and a module<br />

configuration example.<br />

<strong>McSPI</strong> is a general-purpose receive/transmit master/slave controller that can interface with up to four<br />

slave external devices or one single external master. It allows a duplex, synchronous, serial<br />

communication between a CPU and SPI compliant external devices (Slaves and Masters).<br />

<strong>24</strong>.1.1 <strong>McSPI</strong> Features<br />

The general features of the SPI controller are:<br />

• Buffered receive/transmit data register per channel (1 word deep)<br />

• Multiple SPI word access with one channel using a FIFO<br />

• Two DMA requests per channel, one interrupt line<br />

• Single interrupt line, for multiple interrupt source events<br />

• <strong>Serial</strong> link interface supports:<br />

– Full duplex / Half duplex<br />

– Multi-channel master or single channel slave operations<br />

– Programmable 1-32 bit transmit/receive shift operations.<br />

– Wide selection of SPI word lengths continuous from 4 to 32 bits<br />

• Up to four SPI channels<br />

• SPI word Transmit / Receive slot assignment based on round robin arbitration<br />

• SPI configuration per channel (clock definition, enable polarity and word width)<br />

• Clock generation supports:<br />

– Programmable master clock generation (operating from fixed 48-MHz functional clock input)<br />

– Selectable clock phase and clock polarity per chip select.<br />

<strong>24</strong>.1.2 Unsupported <strong>McSPI</strong> Features<br />

This device supports only two chip selects per module. Module wakeup during slave mode operation is not<br />

supported, as noted in <strong>McSPI</strong> Clock and Reset Management.<br />

<strong>24</strong>.2 Integration<br />

Table <strong>24</strong>-1. Unsupported <strong>McSPI</strong> Features<br />

Feature Reason<br />

Chip selects 2 and 3 Not pinned out<br />

Slave mode wakeup SWAKEUP not connected<br />

Retention during power down Module not synthesized with retention enabled<br />

SPRUH73E–October 2011–Revised May 2012 <strong>Multichannel</strong> <strong>Serial</strong> <strong>Port</strong> <strong>Interface</strong> (<strong>McSPI</strong>)<br />

Submit Documentation Feedback<br />

Copyright © 2011–2012, Texas Instruments Incorporated<br />

4121

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!