DDR3 RDIMMs Channel - Micron

More documents

Recommendations

Info

Pre Register Address Timing Example (Light Load) • Pre-Register Timing DDR3-1333 (clock rate = 667 MHz) � Single R/C A (SRx8) module, in system � Measured at Slot 2 4/12/2007 30 ©2007 Micron Technology, Inc. All rights reserved. *The PRBS pattern will have a slightly smaller aperture
Pre Register Address Timing Example (Light Load) • Pre-Register Timing DDR3-1333 (clock rate = 667 MHz) � Two R/C A (SRx8) modules, in system � Measured at Slot 2 4/12/2007 31 ©2007 Micron Technology, Inc. All rights reserved. *The PRBS pattern will have a slightly smaller aperture
Page 1 and 2: 4/12/2007 DDR3 RDIMMs Channel Basic
Page 3 and 4: 4/12/2007 DDR3 RDIMM Basics and Int
Page 5 and 6: 4/12/2007 5 ©2007 Micron Technolog
Page 7 and 8: Improved Termination for Post-Regis
Page 9 and 10: 4/12/2007 9 ©2007 Micron Technolog
Page 11 and 12: Improvements to the Data Channel
Page 13 and 14: 4/12/2007 13 ©2007 Micron Technolo
Page 17 and 18: • Controller Break out Impedance
Page 19 and 20: • Ron Nominal Drive strength in o
Page 21 and 22: • Typical RDIMM spacing (UDIMM) T
Page 25 and 26: • Address data eye diagrams at th
Page 27 and 28: • Typical frequency response for:
Page 29: 4/12/2007 DDR3 RDIMM Topology, Simu
Page 33 and 34: Post Register Address Timing Exampl
Page 41 and 42: 4/12/2007 DDR3 RDIMM Topology, Simu
Page 49 and 50: DRAM On-Die-Termination (ODT) sugge
Page 51 and 52: • WRITEs at DDR3-1066 4/12/2007 5

DDR3 RDIMMs Channel - Micron

Create successful ePaper yourself

Delete template?

Save as template?