DDR3 RDIMMs Channel - Micron

More documents

Recommendations

Info

4/12/2007 42 ©2007 Micron Technology, Inc. All rights reserved. Data Bus • Topology (single slot) DR x4 Outer Trace 55 ohm Inner Trace 45 ohm Outer Trace 60 ohm Inner Trace 60 ohm All Dimensions are in mm Controller DRAM 1 0.59 12.03 1.55 15 ohm 3.10 12.70 152.00 12.70 7.62 SLOT 1 SLOT 2
4/12/2007 43 ©2007 Micron Technology, Inc. All rights reserved. Data Bus • Single slot populated (DR x4) Clock Rate = 533 MHz • Write to Slot 1, Rank 1 (DDR3-1066) • Signal probed at DRAM
Page 1 and 2: 4/12/2007 DDR3 RDIMMs Channel Basic
Page 3 and 4: 4/12/2007 DDR3 RDIMM Basics and Int
Page 5 and 6: 4/12/2007 5 ©2007 Micron Technolog
Page 7 and 8: Improved Termination for Post-Regis
Page 9 and 10: 4/12/2007 9 ©2007 Micron Technolog
Page 11 and 12: Improvements to the Data Channel
Page 13 and 14: 4/12/2007 13 ©2007 Micron Technolo
Page 17 and 18: • Controller Break out Impedance
Page 19 and 20: • Ron Nominal Drive strength in o
Page 21 and 22: • Typical RDIMM spacing (UDIMM) T
Page 25 and 26: • Address data eye diagrams at th
Page 27 and 28: • Typical frequency response for:
Page 29 and 30: 4/12/2007 DDR3 RDIMM Topology, Simu
Page 31 and 32: Pre Register Address Timing Example
Page 33 and 34: Post Register Address Timing Exampl
Page 41: 4/12/2007 DDR3 RDIMM Topology, Simu
Page 49 and 50: DRAM On-Die-Termination (ODT) sugge
Page 51 and 52: • WRITEs at DDR3-1066 4/12/2007 5

DDR3 RDIMMs Channel - Micron

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?