High-Performance SAB 80C517A/83C517A-5 8-Bit CMOS Single ...

More documents

Recommendations

Info

SAB 80C517A/83C517A-5Power Down ModeThe power down mode is entered by two consecutive instructions directly following each other.The first instruction has to set the flag PDE (power down enable) and must not set PDS (powerdown set). The following instruction has to set the start bit PDS. Bits PDE and PDS willautomatically be cleared after having been set.The instruction that sets bit PDS is the last instruction executed before going into power downmode. The only exit from power down mode is a hardware reset.The status of all output lines of the controller can be looked up in table 8.Hardware Controlled Power Down ModeThe pin HWPD controls this mode. If it is on logic high level (inactive) the part is running in thenormal operating modes. If pin HWPD gets active (low level) the part enters the HardwarePower Down Mode; this is independent of the state of pin PE/SWD.HWPD is sampled once per machine cycle. If it is found active, the device starts a completeinternal reset sequence. The watchdog timer is stopped and its status flag WDTS is clearedexactly the same effects as a hardware reset. In this phase the power consumption is not yetreduced. After completion of the internal reset both oscillators of the chip are disabled. At thesame time the port pins and several control lines enter a floating state as shown in table 8. Inthis state the power consumption is reduced to the power down current IPD. Also the supplyvoltage can be reduced. Table 8 also lists the voltages which may be applied at the pins duringHardware Power Down Mode without affecting the low power consumption.Termination of HWPD Mode:This power down state is maintained while pin HWPD is held active. If HWPD goes to high level(inactive state) an automatic start up procedure is performed:– First the pins leave their floating condition and enter their default reset state(as they had immediately before going to float state).– Both oscillators are enabled (only if OWE = high). The oscillator watchdog’s RCoscillator starts up very fast (typ. less than 2 microseconds).– Because the oscillator watchdog is active it detects a failure condition if theon-chip oscillator hasn’t yet started. Hence, the watchdog keeps the part in resetand supplies the internal clock from the RC oscillator.– Finally, when the on-chip oscillator has started, the oscillator watchdog releasesthe part from reset with oscillator watchdog status flag not set.When automatic start of the watchdog was enabled (PE/SWD connected to V CC ),the Watchdog Timer will start, too (with its default reload value for time-out period).– The Reset pin overrides the Hardware Power Down function, i.e. if reset gets activeduring Hardware Power Down it is terminated and the device performs the normalreset function. (Thus, pin Reset has to be inactive during Hardware Power Down Mode).Semiconductor Group 52
SAB 80C517A/83C517A-5Table 8Status of all pins during Idle Mode, Power Down Mode and Hardware PowerDown ModePinsIdle ModeLast instructionexecuted fromPower Down ModeLast instructionexecuted fromHardware Power DowninternalROMexternalROMinternalROMexternalROMStatusVoltage rangeat pinP0 Data float Data floatP1Data altoutputsData altoutputsData lastoutputsData lastoutputsfloatingP2 Data Address Data Data outputP3P4P5P6P7P8Data altoutputsData altoutputsDataalt outputDataalt outputData altoutputsData altoutputsDataalt outputDataalt outputDatalast outputData lastoutputsDatalast outputDatalast outputDatalast outputDatalast outputDatalast outputDatalast outputoutputsdisabledinputfunctionV SS ≤ V IN ≤ V CCEA active input V IN = V CC orV IN = V SSPE/SWDactive inputpull-updisabledV IN = V CC orV IN = V SSXTAL1 active output pin may not bedrivenXTAL2disabledinputfunctionsV SS ≤V IN ≤ V CCSemiconductor Group 53
Page 1: High-Performance8-Bit CMOS Single-C
Page 5 and 6: SAB 80C517A/83C517A-5The pin functi
Page 7 and 8: SAB 80C517A/83C517A-5Pin Definition
Page 15: SAB 80C517A/83C517A-5Pin Definition
Page 18 and 19: SAB 80C517A/83C517A-5Program Memory
Page 20 and 21: SAB 80C517A/83C517A-5Accesses to XR
Page 22 and 23: SAB 80C517A/83C517A-5Control of XRA
Page 24 and 25: SAB 80C517A/83C517A-5Table 1:Behavi
Page 26 and 27: SAB 80C517A/83C517A-5Special Functi
Page 28 and 29: SAB 80C517A/83C517A-5Table 2Special
Page 34 and 35: SAB 80C517A/83C517A-5Figure 4Block
Page 36 and 37: SAB 80C517A/83C517A-5Table 4CCU Com
Page 38 and 39: SAB 80C517A/83C517A-5CompareIn comp
Page 40 and 41: SAB 80C517A/83C517A-5Figure 6Block
Page 42 and 43: SAB 80C517A/83C517A-5Figure 9Compar
Page 44 and 45: SAB 80C517A/83C517A-5Figure 10Inter
Page 46 and 47: SAB 80C517A/83C517A-5Figure 10Inter
Page 48 and 49: SAB 80C517A/83C517A-5Table 6Perform
Page 50 and 51: SAB 80C517A/83C517A-5Power Saving M
Page 54 and 55: SAB 80C517A/83C517A-5Table 8Status
Page 56 and 57: SAB 80C517A/83C517A-5Serial Interfa
Page 58 and 59: SAB 80C517A/83C517A-5Watchdog Units
Page 60 and 61: SAB 80C517A/83C517A-5Figure 12Funct
Page 62 and 63: SAB 80C517A/83C517A-5Absolute Maxim
Page 64 and 65: SAB 80C517A/83C517A-5Notes for page
Page 66 and 67: SAB 80C517A/83C517A-5AC Characteris
Page 68 and 69: SAB 80C517A/83C517A-5Program Memory
Page 70 and 71: SAB 80C517A/83C517A-5AC Characteris
Page 72 and 73: SAB 80C517A/83C517A-5ROM Verificati
Page 74 and 75: SAB 80C517A/83C517A-5Application Ci
Page 76 and 77: Table 1:Behaviour of P0/P2 and RD /

High-Performance SAB 80C517A/83C517A-5 8-Bit CMOS Single ...

Create successful ePaper yourself

Delete template?

Save as template?