12.07.2015 Views

High-Performance SAB 80C517A/83C517A-5 8-Bit CMOS Single ...

High-Performance SAB 80C517A/83C517A-5 8-Bit CMOS Single ...

High-Performance SAB 80C517A/83C517A-5 8-Bit CMOS Single ...

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>SAB</strong> <strong>80C517A</strong>/<strong>83C517A</strong>-5AC CharacteristicsV CC = 5 V + 10 %, – 15 %; V SS = 0 VT A = 0 to 70 o C for the <strong>SAB</strong> <strong>80C517A</strong>/<strong>83C517A</strong>-5T A = – 40 to 85 o C for the <strong>SAB</strong> <strong>80C517A</strong>-T3/<strong>83C517A</strong>-5-T3T A = – 40 to110 o C for the <strong>SAB</strong> <strong>80C517A</strong>-T4/<strong>83C517A</strong>-5-T4(C L for port 0, ALE and PSEN outputs = 100 pF; C L for all other outputs = 80 pF)Parameter Symbol Limit values Unit18 MHz clock Variable clock1/t CLCL = 3.5 MHz to 18 MHzmin. max. min. max.Program Memory CharacteristicsALE pulse width t LHLL 71 – 2 t CLCL – 40 – nsAddress setup to ALE t AVLL 26 – t CLCL – 30 – nsAddress hold after ALE t LLAX 26 – t CLCL – 30 – nsALE to valid instruction t LLIV – 122 – 4t CLCL – 100 nsALE to PSEN t LLPL 31 – t CLCL – 25 – nsPSEN pulse width t PLPH 132 – 3 t CLCL – 35 – nsPSEN to valid instruction t PLIV – 92 – 3t CLCL – 75 nsInput instruction holdafter PSENInput instruction floatafter PSENAddress valid afterPSENt PXIX 0 – 0 nst PXIZ – 46 – t CLCL – 10 nst PXAV*) 48 – t CLCL – 8 – nsAddress to valid instr in t AVIV – 218 – 5t CLCL – 60 nsAddress float to PSEN t AZPL 0 – 0 – ns*)Interfacing the <strong>SAB</strong> <strong>80C517A</strong> to devices with float times up to 45 ns is permissible.This limited bus contention will not cause any damage to port 0 drivers.Semiconductor Group 66

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!