25.07.2016 Views

Electronic Circuit Analysis

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

128 <strong>Electronic</strong> <strong>Circuit</strong> <strong>Analysis</strong><br />

Now consider 3 such stages cascaded as shown in Fig. 3.29. R is the series resistor and hie is the<br />

transistor low frequency input impedance. h re of the BJT is small and so it can be neglected.<br />

U2 U2 L<br />

U2<br />

e 1<br />

is the input voltage<br />

Fig. 3.29 Three stage cascaded amplifier.<br />

. e l<br />

"-J e l<br />

Ibl= (R+hie)-R<br />

Since hie of the BJT is small compared to R.<br />

RL is a 50 n load for the circuit.<br />

The voltage gain gets multiplied for each stage. So for n-stages,<br />

eo = (n. ic) (~L ) = n. Po ib (~L )<br />

n. Po. e!. RL<br />

2R<br />

where Po is the low frequency current gain (P) of the BJT.<br />

n = number of cascaded stages.<br />

The Voltage Gain for 'm' cascaded stages is, (y'G) m<br />

(V. G)m =<br />

[<br />

no RL' po]m<br />

2R<br />

Typically, a single stage will have a 3-db frequency of200 MHzs in high frequency amplifiers.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!