BLOCKING READER: DESIGN AND IMPLEMENTATION OF A ...
BLOCKING READER: DESIGN AND IMPLEMENTATION OF A ...
BLOCKING READER: DESIGN AND IMPLEMENTATION OF A ...
You also want an ePaper? Increase the reach of your titles
YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.
6.5 Summary<br />
Using a low cost Reader design, Blocking Reader is developed. PIC C8015F320<br />
provided a very good processing power with a 16Kbyte flash and 25MHz clock. The<br />
radio CC1101 is very powerful chip with easy to program packet handling and data<br />
rate. Flexible ASK shaping, suitable frequency hopping and programmable power<br />
up to +10dBm provided with a optimum blocking range. Amplifier RF5110 is a low<br />
cost chip provided amplification of power improved the blocking range. The complete<br />
circuit diagram is as shown in Figure 6.6. Schematic designed in National Instruments<br />
Multisim 10.2. Complete Blocking Reader is estimated to be less than $30.<br />
68