Request

More documents

Recommendations

Info

MPIC Error Interrupt Summary Register 0 (EISR0) Offset 0x4_3900 FMAN2 FMAN1 BMAN QMAN PME SRIO PEX3 PEX2 PEX1 eLBC DDR MC2 DDR MC1 CPC2 CPC1 Int RAM ECC PAMU CoreNet TM May only select 1 of 3 destinations mcp int cint IVPR + IVOR1 IVPR + IVOR4 IVPR + IVOR0 48 Machine Check ISR External Input ISR Critical Input ISR Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc.
PEX3 Error PEX2 Error PEX1 Error Interrupts from all internal logic and IP blocks within SoC MPIC_EISR0 : Error Interrupt Summary Register 0 0 …. 13 14 15 …….. 31 Set when active ORed Error Interrupt Internal Interrupts Internal Interrupt # 0 TM MPIC_IIDR0 49 Core 7 Core 0 MPIC_IIVPR0 MPIC_IILR0 Send to the destination core Select one interrupt output target mcp Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airfast, BeeKit, BeeStack, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, the SafeAssure logo, SMARTMOS, TurboLink, Vybrid and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © 2012 Freescale Semiconductor, Inc. 02 00 01 int cint
Page 1 and 2: August 2012 TM Freescale, the Frees
Page 3 and 4: • Brief Overview of PCI Express A
Page 7 and 8: TM Links Root Complex Device Switch
Page 9 and 10: • Packet-based split-transaction
Page 13 and 14: Error Error Detection TM Error Logg
Page 15 and 16: TM 15 Freescale, the Freescale logo
Page 17 and 18: • Example 1: 1) Sender sends a TL
Page 19 and 20: • Characteristics of Uncorrectabl
Page 21 and 22: Poisoned TLP Rcvd, ECRC Error, Unsu
Page 23 and 24: TM 23 EP Mode Freescale, the Freesc
Page 25 and 26: • Finer granularity in defining t
Page 27 and 28: TM Correctable • Correctable Erro
Page 31 and 32: Byte 0 Byte 4 Byte 8 Byte 12 TM 31
Page 33 and 34: 2 6 5 4 e500mc Core Completion Queu
Page 37 and 38: • Why is a Request TLP treated as
Page 39 and 40: • The scenario is: as a Completer
Page 41 and 42: • The scenario is: as a Requester
Page 45 and 46: • The Completion Timeout is a PCI
Page 47: • Brief Overview of PCI Express A
Page 51 and 52: 5 4 3 e500mc Core 7 e500mc Core 0 1
Page 53 and 54: FMAN0 Error MPIC core 0 mcp asserti
Page 55 and 56: • What does it mean for full regi
Page 57 and 58: • PCI Express is a complicated hi
Page 59 and 60: • Books: - PCI System Architectur

Request

Create successful ePaper yourself

Delete template?

Save as template?