VDX104 Manual - Tri-M Systems Inc.

18-Nov-2010
VDX104 Manual
12.23 GPCS Configuration
Chipset
********************************************************************************
* GPCS0 Function [Enabled] * Options *
* GPCS0 Command [MEMR/W 8bit] * *
* GPCS0 Start Address [000C8000] * MEMR 8bit *
* GPCS0 Mask Compare Bit [FFFFC000] * MEMR 16bit *
* GPCS1 Function [Enabled] * MEMW 8bit *
* GPCS1 Command [IOR/W 8bit] * MEMW 16bit *
* GPCS1 Start Address [00000100] * MEMR/W 8bit *
* GPCS1 Mask Compare Bit [0000FFFE] * MEMR/W 16bit *
* * IOR 8bit *
* * IOR 16bit *
* * IOW 8bit *
* * *
* * * Select Screen *
* * ** Select Item *
* * +- Change Option *
* * F1 General Help *
* * F10 Save and Exit *
* * ESC Exit *
* * *
* * *
********************************************************************************
v02.58 (C)Copyright 1985-2008, American Megatrends, Inc.
Figure 25: GPCS Configuration.
The GPCS Configuration page provides the settings for the two external General Purpose Chip Select.
GPCS0 Function: enable/disable the function on the connector CN16 pin 8.
GPCS0 Command: select during which operation the chip select is activated.
GPCS0 Start Address: define the base address of the chip select.
GPCS0 Mask Compare Bit: define the address window where the chip select is active.
GPCS1 Function: enable/disable the function on the connector CN16 pin 9.
GPCS1 Command: select during which operation the chip select is activated.
GPCS1 Start Address: define the base address of the chip select.
GPCS1 Mask Compare Bit: define the window size where the chip select is active.
Tri-M Technologies Inc. Tel: 800.665.5600, 604.945.9565
1407 Kebet Way, Unit 100 Fax: 604.945.9566
Port Coquitlam, BC V3C 6L3 E-mail: info@tri-m.com
Canada Web site: www.tri-m.com 72