FPGA Boards - The Dini Group

More documents

Recommendations

Info

SMA 1 GTX Flash Flash Phy SFP or SFP+ 8 GTX GTX 4 GTX 4 4 DDR3 SODIMM (4GB Max) D 4 60 E 58 F 130 130 60 40 58 20 24 MHz G0 (2KHz 40 20 GTX 4 GTX GTX 8 16 12 95 95 40 40 40 40 40 40 40 24 MHz Config FPGA G1 (2KHz 12 GTX GTX NMB GTX GTX 4 PCIe DDR3 SODIMM (4GB Max) A 4 4 1 0 24 MHz B 4 120 C G2 (2KHz 130 130 1 0 40 40 120 20 40 OSC G0 8 8 GTX 40 GTX OSC PCIe (Gen1) MPP Bus Flash RGMII Phy 64 3 CPU CPU SPI USB (3x) PCIe SATA 8 RTC Boot (host) 2x RJ45 RJ45 D 2 125 MHz RS232 93 56 93 93 125 MHz 93 93 93 40 40 DDR2 SODIMM (4GB Max) 3 3 3 120 SPI FLASH 16Mb SPI FLASH 16Mb SPI FLASH 16Mb LX330 (FF1760) 120 GTP OSC GTP OSC 1 0 1 0 LX330 (FF1760) 120 120 LX330 (FF1760) 16 Configuration FPGA COMPACT FLASH config 114.285 MHz 114.285 MHz 114.285 MHz QL5064 DDR2 SODIMM (4GB Max) 164 70 70 1 0 1 0 120 120 40 40 40 40 40 40 40 40 uP Config Control Config RS232 USB 2.0 (480 Mb/s) OSC0 OSC1 CLK2-1 CLK QSE CLK1-1 CLK1-2 ClK0-1 CLK0-2 config data DDR2 SODIMM (4GB Max) 3 120 SPI FLASH 16Mb LX330 (FF1760) 40 40 120 120 LX330 (FF1760) 3 140 140 SPI FLASH 16Mb SPI FLASH 16Mb 3 LX330 (FF1760) 120 Step QL5064 DDR2 SODIMM (4GB Max) Step 120 90 90 120 (250 MHz) MICTOR 34 LX30T, LX50T, SX35T, SX50T, FX30T, FX70T EXT0 sma EXT1 FBB FBE sma sma 250 MHZ CLK-QSE PCIe Ref Clock 100MHz sma External Input 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 sma sma SATA (6 Gb/s) SATA (6 Gb/s) sma SFP Connector SFP Connector sma SMAs Miscellaneous Peripherals DNJTAG_USB JTAG 1 TDI TDO TMS USB to JTAG Adapter for in-chassis FPGA reconfiguration Xilinx JTAG 2 TDI TDO USB (micro-B) USB to JTAG TDI TMS TCK TDO TMS JTAG 3 TDI TDO TMS Diligent JTAG SMT1 JTAG 4 TDI TDO TMS TCK PCIe +12V DNPCIe-SATA 100 MHz PCIe Ref Clock 100MHz sma 2 2 2 SATA (6 Gb/s) 10/100/1000 ETHERNET (VSC8201) 8-lane PCIe Express to Serial ATA adapter External Input 0 1 2 3 4 5 6 7 2 2 2 2 2 2 2 2 2 2 2 2 16-lane PCIe Connector 2 2 sma SATA (6 Gb/s) sma sma sma SFP Connector SFP Connector SMAs A B C JTAG +1.5V to +3.3V I/O +1.5V to +3.3V I/O +1.5V to +3.3V I/O Q F E MEG Array Expansion connector (400-pin) MEG Array Expansion connector (400-pin) MEG Array Expansion connector (400-pin) 10/100/1000 ETHERNET (VSC8201) ALL FPGAs (bussed) ALL FPGAs Reset FPGA F Virtex 5 FPGA E Virtex 5 FPGA D Virtex 5 MB [35:0] Spartan 3 MB [163:0] clock config FPGA C Virtex 5 FPGA B Virtex 5 FPGA A Virtex 5 Global Clocks GCLK0 Clock Synth Si2536 GCLK1 Clock Synth Si2536 CLK_FB (from FPGA A) DDR2 SODIMM (4GB Max) DDR2 SODIMM (4GB Max) Xilinx Virtex 5T GCLK2 Clock Synth Si2536 (zero delay) Daughtercard D Daughtercard E (zero delay) Daughtercard F MB48CLK 48MHz FPGA B FPGA E Ref_CLK 100 MHz 16-lane PCIe Connector DNUSB30_USB20 USB 3.0 sma TX RX USB 2.0 DM DP ID Micro - AB Mini - AB Aux Power +5V +12V DN9000K10PCIe-8T JTAG EE RS232 Clock Synth Si5326 Clock Synth Si5326 Clock Synth Si5326 LEDs (8) Green FPGA 8 2 2 2 2 2 2 2 2 5 DDR2 SODIMM (4GB Max) 123 FPGA Virtex-5T LX50T/LX85T/SX50T SX95T/FX70T/FX100T LX110T/LX155T (FFG1136) 2 GTP GTP GTP GTP DNPCIe_SATA 200 MHz OSC (DDR2) 4 4 4 4 93 Infiniband QSE (LX110T/ SX95T only) +1.5V to +3.3V I/O MEG Array Expansion connector (400-pin) (top) USB3.0 Prototyping using GTX via SMAs sma SFP Socket (x4) - TX Fault - MOD_DEF0 - RATE_SEL - LOS (bottom) 1 2 3 0 SFP Signals not available with LX50T, LX85T, SX50T sma USB 2.0 Mini - AB TX RX DM DP ID USB 3.0 Micro - AB Floppy HDD Power Connector +5V 5A 5V Good (GRN) 5V to 3.3V PVBUS 3.3V 1.5A Max USB Power DNPCIe_CBL_GEN2 = Differential when paired, but can be used single ended at reduced frequency = SX95T, FX70T, FX100T, LX110T, LX155T only = SPI Flash Configuration Serial FLASH (16 Mbit) sma EXT Clock sma user GTP Config EEPROM 23 11 MICTOR + Battery ATX Power Supply +5V 5A 5V to 3.3V 5V Good (GRN) PVBUS 3.3V 1.5A Max USB Power Bridge GNE2 PCIe with a iPASS cable GTX Expansion Header USER_R MEG Array Expansion connector (400-pin) 128Mb MEG Array Expansion connector (400-pin) 128Mb FPGA C FPGA E FPGA F MEG Array Expansion connector (400-pin) 10/100/1000 CLK_25 (25 MHz) 96 96 96 96 96 96 SATA II (device) USER_L FPGA A FPGA D FPGA B FPGA GTX FPGA GTX FPGA Virtex-6 LX240T/LX365T SX315T LX550T/SX475T (FF1759) Virtex-6 LX240T/LX365T SX315T LX550T/SX475T (FF1759) Virtex-6 LX240T/LX365T SX315T LX550T/SX475T (FF1759) DDR3 SODIMM (4GB Max) (host) 114.285 MHz Frequency Synthesizer (Si5326) to 700 MHz) 20 20 73 73 40 74` 74 FPGA Q Virtex-5 Config FPGA 114.285 MHz Frequency Synthesizer (Si5326) to700 MHz) 114.285 MHz FPGA GTX FPGA GTX FPGA Virtex-6 LX240T/LX365T SX315T LX550T/SX475T (FF1759) Virtex-6 LX240T/LX365T SX315T LX550T/SX475T (FF1759) Virtex-6 LX240T/LX365T SX315T LX550T/SX475T (FF1759) DDR3 SODIMM (4GB Max) Frequency Synthesizer (Si5326) to 700 MHz) MGT Clock 125 MHz 150 MHz 250 MHz 312.5 MHz 4 - lanes 128Mb GTX Expansion Header 128Mb FLASH GTX Expansion Header 128M x 64 DDR2 128Mb Boot FLASH Marvell MV78200 FPU FPU DMA(4x) 10/100/1000 10/100/1000 baseT RJ45 RS232 USB 2.0 4-lanes 256Mb SATA II PCIe (GEN1) NAND FLASH PCI EXPRESS iPASS Connector 4 4 PCIe Driver Ref-Clk Jitter Attenuator iPASS Connector 4 4 PCIe Driver DNPCIe_CBL_GEN2 (slot) iPASS Connector 4 4 PCIe Driver Jitter Ref-Clk Attenuator iPASS Connector 4 4 PCIe Driver DNPCIe_CBL_GEN2 (finger) Finger PCIe GEN2 (8-lane) Host Computer Slot 4 Ref-Clk 4 PCIe GEN2 (8-lane) PCIe Driver Jitter Attenuator PCIe Driver 4 4 iPASS Connector iPASS Connector 4 lanes 4 lanes 4 lanes 4 lanes iPASS Connector iPASS Connector 4 4 PCIe Driver Jitter Attenuator PCIe Driver 4 Ref-Clk 4 Finger PCIe GEN2 (8-lane) 40 www.dinigroup.com
SEAM Expansion DNSEAM_IPASSx4 Add 4 iPass connection to any Dinigroup board with a SEARAY connector. DNSEAM_CX4 Add CX4 connection to any Dinigroup board with a SEARAY connector. DNSEAM_PCIe Add an 8-lane GEN1/GEN2 PCI Express connection to any Dinigroup board with a SEARAY connector. DNSEAM_SFP Expansion card that hosts 8 SFP sockets. Attaches to the SEARAY GTX Expansion connectors on the DN2076k10, DNV6F6PCIe, DNMEG_V6HXT . Adds 8 channels of 1x/2x/4x Fibre Channel, 10/100/1G Ethernet, XAUI, SATA, Serial RapidI/O (SRIO). 858 . 454 . 3419 41
Page 1 and 2: April 2013 v5.0 FPGA Boards ASIC Pr
Page 3 and 4: WHO, WHAT, WHERE, WHY? Who are you?
Page 5 and 6: HOSTING THE LARGEST FPGA EVER! USB
Page 7 and 8: four Virtex-7 FPGAs | 7V2000T-1 | 5
Page 9 and 10: two Virtex-7 FPGAs | 7V2000T-1 | 28
Page 11 and 12: single Virtex-7 FPGA | 7V2000T-1 |
Page 13 and 14: SMA SMA SMA SMA SMA SMA SMA SMA SMA
Page 15 and 16: dual Altera Stratix V FPGAs | 5SGXA
Page 17 and 18: single Xilinx Kintex-7 FPGA | QDRII
Page 19 and 20: single Xilinx Kintex-7 FPGA | QDRII
Page 21 and 22: A B C D F A B C F E D F D FPGA A LE
Page 23 and 24: Alternate Memory: 200-pin SODIMM SO
Page 25 and 26: DNV6F2PCIe JTAG A DDR3 SODIMM (4GB
Page 27 and 28: DN-DualV6-PCIe-4 from FPGA A from F
Page 29 and 30: Specialty 204-pin SODIMM DNSODM204_
Page 31 and 32: DINAR1 Daughter Cards DINAR1_SOC 18
Page 33 and 34: DINAR1 Daughter Cards | DNNMB DINAR
Page 35 and 36: SMA DNMEG Daughter Cards DNMEG_SODI
Page 37 and 38: 114.285 MHZ 114.285 MHZ 114.285 MHZ
Page 39: DNIOB: High Speed Serial Interfaces
Page 43 and 44: DNK7_F5PCIe PC3-800 DDR3 (256M DDR3
Page 45 and 46: DNBFC_S12_PCIe Expansion Cards / Bo
Page 47 and 48: IP - PCIe (Gen1,2,3) Slowdown PCIe

FPGA Boards - The Dini Group

Create successful ePaper yourself

Delete template?

Save as template?