Design and Applications of Delay Locked Loop

More documents

Recommendations

Info

Delay elements and delay lines Architecture and properties of DLL circuits, comparison with PLL Linearization of analog delay element, three solutions Application with delay elements and DLL circuits
wide regulation range linear delay regulation characteristic low power consumption discrete characteristic coarse regulation high jitter level Continual & fine delay regulation simple realization resistant to interference narrow regulation range nonlinear delay regulation larger power consumption wide regulation range, fine regulation complex realization complicated control larger power consumption
Page 1: University of Niš Faculty of Elect
Page 5 and 6: Digital delay lines are controlled
Page 7 and 8: It consists of: two inverters stage
Page 9 and 10: V dd M V 5 ctrl V dd out A in A M 3
Page 11 and 12: DLL circuits is used for control de
Page 13 and 14: Delay td digital DLL TIME RASPONSE
Page 15 and 16: DL CP PD DL CP PD DL CP PD I k k k
Page 17 and 18: Characteristic DLL PLL Frequency mu
Page 19 and 20: Delay is determined by: charge/disc
Page 21 and 22: It consist of : integrator (IN) thr
Page 23 and 24: 6.0V 4.0V 2.0V 0V 5.0V 4.0V 2.0V 0V
Page 25 and 26: current starved delay element with
Page 27 and 28: Bias circuit control charging/disch
Page 29 and 30: 28 26 22 L A =10 m L A =12 m L A =1
Page 31 and 32: Simulation of DLL with two charge p
Page 33 and 34: The most important DLL‘s applicat
Page 35 and 36: DLL based frequency multiplier uses
Page 37 and 38: stop start Modifying Vernier delay
Page 39 and 40: V dd V DCC in M 2 * out in * M 3 ou
Page 41 and 42: Voltage CLKin PICSout Spice simulat
Page 43: It is presented three new solutions

Design and Applications of Delay Locked Loop

Create successful ePaper yourself

Delete template?

Save as template?