25.03.2015 Views

IBM 5150 PC Technical Reference (6025005, August, 1981) (PDF)

IBM 5150 PC Technical Reference (6025005, August, 1981) (PDF)

IBM 5150 PC Technical Reference (6025005, August, 1981) (PDF)

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Table 17. Status Register 3<br />

BIT<br />

NO. NAME SYMBOL DESCRIPTION<br />

07 Fault FT This bit is used to indicate the status of<br />

the Fault signal from the FOO.<br />

OS Write Protected WP<br />

05 Ready RY<br />

04 Track 0 TO<br />

03 Two Side TS<br />

02 Head Address HO<br />

01 Unit Select 1 US 1<br />

DO Unit Select 0 US 0<br />

This bit is used to indicate the status of<br />

the Write Protected signal from the FOD.<br />

This bit is used to indicate the status of<br />

the Ready signal from the FDD.<br />

I<br />

This bit is used to indicate the status of f:<br />

the Track 0 signal from the FOO. ~<br />

This bit is used to indicate the status of<br />

the Two Side signal from the FDD.<br />

This bit is used to indicate the status of<br />

Side Select signal to the FOD.<br />

This bit is used to indicate the status of<br />

the Unit Select 1 signal to the FOO.<br />

This bit is used to indicate the status of<br />

the Unit Select 0 signal to the FOD.<br />

~<br />

I<br />

Programming Summary<br />

DPe Registers (Ports)<br />

FDC Data Reg<br />

FDe Main, Status Reg<br />

Digital Output Reg<br />

I/O Address 3F5<br />

110 Address 3F4<br />

I/O Address 3F2<br />

Bit 0 Drive OO:DR#A 10: DR #C<br />

1 Select 01: DR #B 11: DR #D<br />

2 Not FDC Reset<br />

3 Enable INT & DMA Requests<br />

4 Drive A Motor Enable<br />

5 Drive B Motor Enable<br />

6 Drive . C Motor Enable<br />

7 Dnve D Motor Enable<br />

All bits cleared with channel reset.<br />

2-103

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!