TheTTL - Al Kossow's Bitsavers

List of Illustrations
Figure
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Title
Basic Symbology ...................................................................... .
Basic Symbology Example .............................................................. .
PROM Architecture ................................................................... .
PAL Architecture ...................................................................... .
FPLA Architecture .................................................................... .
TIBPAL16L8 Logic Diagram ........................... , ................................ .
TIBPAL16R8 Logic Diagram ........................................................... .
Polarity Selection ...................................................................... .
Input Register Selection ................................................................ .
Input Latch Selection .................................................................. .
PAL Process Flow Diagram .............................................................. 7
Counter Implementation With Standard Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
TIBPAL16R4 Logic Diagram ............................................................ 9
Karnaugh Map for CLKOUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 10
Karnaugh Map for CLKOUT . . . . . . . . . . . . . . . . . . • . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 10
Karnaugh Maps ........................................................................ 11
TIBPAL16R4 Logic Diagram ............................................................ 12
Pin ID and Logic Equations. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 13
Fuse Map.............................................................................. 14
Source File for ABEL. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .. 16
ABEL Output Documentation .......................................................... .
Page
1
2
2
2
3
4
5
6
6
7
17
List of Tables
Table
1
2
3
4
Title
Clock Selection ......................................................................... .
Function Table ......................................................................... .
Truth Table ............................................................................ .
Truth Table ............................................................................ .
Page
7
8
10
11
6-6