LECTURE 040 –DIGITAL PHASE LOCK LOOPS (DPLLs)
LECTURE 040 –DIGITAL PHASE LOCK LOOPS (DPLLs)
LECTURE 040 –DIGITAL PHASE LOCK LOOPS (DPLLs)
Create successful ePaper yourself
Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.
Lecture <strong>040</strong> – Digital Phase Lock Loops (<strong>DPLLs</strong>) (09/01/03) Page <strong>040</strong>-11Illustration of a PFDPFD (ω A = ω B ):ABQ APFDQ B(Rising edge triggered) Fig. 2.2-14φ A >φ B :Aφ A