20.12.2012 Views

2.2 BSP Rel. 1.0 for PPMC-275 Programmer's Guide

2.2 BSP Rel. 1.0 for PPMC-275 Programmer's Guide

2.2 BSP Rel. 1.0 for PPMC-275 Programmer's Guide

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

List of APIs API Call Reference<br />

bool gtDmaUpdateArbiter(DMA_PIZZA *pPriorityStruct)<br />

This function updates the arbiter`s priority <strong>for</strong> all the four DMA<br />

engines.<br />

INPUT<br />

pPriorityStruct A priority Structure with 16 fields, each field (slice) can be<br />

assigned to one of the DMA engines.<br />

OUTPUT None.<br />

RETURN<br />

False If one of the parameters is erroneous, true otherwise.<br />

bool gtDmaSetMemorySpace(DMA_MEM_SPACE memSpace, DMA_MEM_SPACE_TARGET<br />

memSpaceTarget, unsigned int memSpaceAttr, unsigned int baseAddress, unsigned<br />

int size)<br />

The Atlantis IDMA has its own address decoding map that is decoupled<br />

from the CPU interface address decoding windows. The<br />

four DMA channels share eight address windows. Each region can<br />

be individually configured by this function by associating it to a<br />

target interface and setting base and size values.<br />

INPUT<br />

memSpace One of the possible memory spaces (defined in gtDma.h).<br />

memSpaceTarget The target interface to be associated with the region (DRAM, PCI,<br />

devices...).<br />

memSpaceAttr Memory space attributes.The memory space attributes differ in<br />

each memory space target (please refer to the IDMA section in the<br />

Atlantis specification <strong>for</strong> more details).<br />

baseAddress Memory space's base address.<br />

5 - 142 VxWorks 5.5/Tornado <strong>2.2</strong> <strong>BSP</strong> <strong>Rel</strong>. <strong>1.0</strong> <strong>for</strong> <strong>PPMC</strong>-<strong>275</strong>

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!