01.06.2013 Views

IPC@CHIP Documentation - SC12 @CHIP-RTOS V1.10

IPC@CHIP Documentation - SC12 @CHIP-RTOS V1.10

IPC@CHIP Documentation - SC12 @CHIP-RTOS V1.10

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Return Value<br />

none<br />

Comments<br />

Top of list<br />

Index page<br />

11 = Serial port 0 (internal)<br />

12 = Serial port 1 (internal)<br />

13 = reserved<br />

14 = reserved<br />

15 = NMI (Not maskable!)<br />

Some interrupts share the same mask bit. If you mask one of them, the other interrupts which are<br />

assigned to the same bit are also masked. Here are the groups which are masked together:<br />

Timer0, Timer1, Timer 1ms<br />

DMA0, INT5<br />

DMA1, INT6<br />

CAUTION:<br />

Masking any of the three timer interrupts will suspend the <strong>@CHIP</strong>-<strong>RTOS</strong> 1000 Hz real-time<br />

interrupt, essential for system operation. Consequently this mask period should be very brief, if<br />

used at all.<br />

Interrupt 0xA1 service 0xA0: HAL: Block Read Data Bus<br />

Parameters<br />

AH<br />

DI<br />

SI<br />

Read block of bytes from data bus into provided buffer.<br />

Must be 0xA0.<br />

First address<br />

Second address<br />

ES:BX<br />

Pointer to buffer<br />

CX<br />

Number of bytes to read into buffer<br />

Return Value<br />

none<br />

Comments<br />

Page 307 / 400

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!