DCP Series Maintenance Software Test Level 3 - Public Support ...

More documents

Recommendations

Info

Error Messages and Fault Isolation Bit 16 Set by IOP when allocating input space and the zeroed buffer pool is empty. This action causes unconditional termination. The line module does not set this bit. Bit 17 Set by the IOP when the input limit is reached and input chain flag 17 is set. The line module does not set this bit. Bit 20 Set if the input response timer expires. This action causes unconditional termination. If the response timer is loaded with zero, the timer is disabled and will never expire. Bit 21 Set if the input message timer expires. This action causes unconditional termination. If the message timer is loaded with zero, the timer is disabled and will not expire. Note: The response timer activates as soon as the timer bytes are received from the IOP. The switch from response timer to message timer occurs when preparations are completed for the IOP to receive the first byte of the message. The message timer stops when the input is completed. Bit 22 Set if a parity error is detected on either data or status during the input operation. This action causes unconditional termination. Bit 23 Status Condition: This bit will be set to 1 whenever an external interrupt is received that has any bits set which match the byte loaded by the load status mask instruction. That is, the status mask byte is logically ANDed with each received external interrupt and the result is tested for zero. If the result is nonzero, the status condition status bit is set. This bit is reset by execution of a Read Status command. If a parity error is detected on reading an external interrupt, the status condition test will not be performed. If the status mask is all zeroes (default value), this bit will be set whenever an external interrupt is received and no checking will be performed. Bits 27–30 Attn 4-1: These status bits are set to 1 if the corresponding peripheral Attention line is active and no device is currently enabled. Therefore, an attention signal will not interrupt an in-progress data transfer. If a device has been enabled via a load parameter instruction, these status bits are not set until the line module status is read; therefore, they will not cause chaining. Bit 31 The IOP sets this bit if a status bit is set and its corresponding chain flag is clear. This action occurs only after the line module status is passed to the IOP. The line module does not set this bit. B–46 7431 8080–202
FEPI and PLM FEPI FEPI Output Status Error Messages and Fault Isolation When Start Data (output) instruction execution is initiated, the line module status bytes are cleared and then status conditions are accumulated to indicate the cause of abnormal termination. The Read Status command, issued to the line module by the IOP on termination, causes two bytes of status to be returned to the IOP. The IOP adds the status bits for which it is responsible. The resulting status format, as stored in the Message Control Table, is as follows: �� Bit 20 Set if output response timer expires. This action causes unconditional termination. (If the response timer is loaded with zero, the timer is disabled and this bit is not set.) Note: The response timer activates as soon as it is loaded with a non-zero value during Start Data Transmit execution. The response timer stops when the output is completed. Bit 23 Set by the line module if the output is terminated by System Reset from the host. This action causes unconditional termination. Bit 24 Set by the line module if the output is terminated by selective reset from the host. This action causes unconditional termination. Bit 26 Set by the line module if a data parity error on the SU00486 channel is detected and reported by the host resident master line module. This action causes unconditional termination. Bit 27 Set by the line module if no Read or Pre-read command from the host was active when the output Start Data Transmit was executed. This action causes unconditional termination. Bit 28 Set by the line module when an output data transfer is terminated either by the IOP or the host and the master or the slave line module is left holding data it is unable to transfer to the host. Bit 30 Set by the line module if the output is terminated by a Stop sequence from the host. This action causes unconditional termination. 7431 8080–202 B–47
Page 1 and 2:
Unisys Title o New Release • Revi
Page 3 and 4:
DCP SERIES Maintenance Software Tes
Page 5 and 6:
DCP SERIES Maintenance Software Tes
Page 7 and 8:
DCP Series Maintenance Software Tes
Page 9 and 10:
Contents About This Guide .........
Page 11 and 12:
Contents Enable/Disable Data Checki
Page 13 and 14:
Figures 1-1. Six Tasks of Using TL3
Page 15 and 16:
Tables 1-1. TL3 Task Referral .....
Page 17 and 18:
About This Guide Purpose Audience T
Page 19 and 20:
Appendix B. Error Messages and Faul
Page 21 and 22:
About This Guide DCP/5 Installation
Page 23 and 24:
Section 1 Introduction This section
Page 25 and 26:
Testing Line Modules and Exiting TL
Page 27 and 28:
Downing Lines Assigned to Telcon To
Page 29 and 30:
Figure 1-2. Main Menu Introduction
Page 31 and 32:
Using the DCP/OS Console Function K
Page 33 and 34:
Interactive Mode Figure 1-4. TL3 Me
Page 35 and 36:
Section 2 Configuring Ports This se
Page 37 and 38:
Configuring Ports 3. The Port Param
Page 39 and 40:
Table 2-1. Parameter Definitions (c
Page 41 and 42:
The fields on the status screen (se
Page 43 and 44:
UDLC Secondary Chain Configuring Po
Page 45 and 46:
Async Primary Chain This option sen
Page 47 and 48:
EBCDIC Bisync Primary Chain Configu
Page 49 and 50:
1100 FDX Primary Chain Configuring
Page 51 and 52:
4X1 Async Primary Chain Configuring
Page 53 and 54:
Multiple Device Line Module Partial
Page 55 and 56:
16-Bit Parallel Back-to-Back Chain
Page 57 and 58:
Host-Block Mux Chain Configuring Po
Page 59 and 60:
ILM-40 Ethernet Chain Configuring P
Page 61 and 62:
ILM-60 4X High Speed Chain Configur
Page 63 and 64:
Table 2-43. Line Modules and Hardwa
Page 65 and 66:
Section 3 Specifying Port Controls
Page 67 and 68:
Section 4 Display Status Informatio
Page 69 and 70:
View Port Status Display Status Inf
Page 71 and 72:
Display Test Statistics Display Sta
Page 73 and 74:
Section 5 Specifying Test Condition
Page 75 and 76:
Configure Files Specifying Test Con
Page 77 and 78:
Section 6 Miscellaneous Options Run
Page 79 and 80: Section 7 Mass Storage Subsystem Te
Page 81 and 82: Appendix A Acronyms and Abbreviatio
Page 83 and 84: STX Start of text Sync LM Synchrono
Page 85 and 86: Appendix B Error Messages and Fault
Page 87 and 88: Error Messages and Fault Isolation
Page 91 and 92: Not Enabled After 15 State Items Er
Page 93 and 94: UDLC Primary and Secondary Chains U
Page 99 and 100: Bit 24 Set if carrier went off duri
Page 103 and 104: BSC Input Status Error Messages and
Page 121 and 122: 4X1 Async and Video Text Chain Mult
Page 123 and 124: Asynchronous Input Status Error Mes
Page 129: Error Messages and Fault Isolation
Page 137 and 138: HSILM20 Input Status Error Messages
Page 139 and 140: ILM Status Error Messages and Fault
Page 141 and 142: Input Data Transfer Status Error Me
Page 145 and 146: Appendix C Line Module Identifiers
Page 147 and 148: HID (Hex) Line Module Short Name Ta
Page 149 and 150: Appendix D Installing DCP Maintenan
Page 151 and 152: Preparing the Hard Disk for a Local
Page 153 and 154: Step Action 7 Press the XMIT key. T
Page 155 and 156: Preparing the Hard Disk Step Action
Page 157 and 158: Loading the Maintenance Software on
Page 159 and 160: Step Action 8 Enter the following c
Page 161 and 162: DCP600 Procedures Preparing the DCP
Page 163 and 164: Loading the Maintenance Software on
Page 166: *74318080-202* 74318080-202
show all

DCP Series Maintenance Software Test Level 3 - Public Support ...

Create successful ePaper yourself

Delete template?

Save as template?