10.07.2015 Views

PDF version - ARM Information Center

PDF version - ARM Information Center

PDF version - ARM Information Center

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

프로세서 예외 처리예제 6-20에서는 6-38페이지의 예제 6-19에 나와 있는 SCS 구조체에 대해 IRQ를활성화하는 일반적인 함수를 보여 줍니다.예제 6-20 IRQ 활성화 함수void NVIC_enableISR (unsigned isr){/* The isr argument is the number of the interrupt to enable. */SCS.NVIC.Enable[ (isr/32) ] = 1

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!