Introduction to Cadence - UPC

Since the VerilogA model was parameterised, you have to assign the correct values to the bandwith and gainparameters. You can obtain these numbers from the simulation done at transitor level in the previos section: the -3dB cut-off frequency (15.9 Hz) and the gain in dB (105.5 dB). These parameters are defined for the op_amp cellinstante container in the op_amp_test testbench cell. This can be done as follows:In the Virtuoso Schematic Editor window (schematic view of op_amp_test cell): Select the op_amp symbol Edit->Properties->Objects…IN the form that pops-up, press the item list named Use Tools Filter20 Introduction to schematic capture and simulation using Cadence DFW-II