Introduction to Cadence - UPC

More documents

Recommendations

Info

3.2.5 Circuit level and AHDL behavioural modelcomparisonWe saved the simulation results for the transistorlevel description of the operational previously. Now,we can load these results and plot them on top of theAHDL results we have just obtained and compareboth. This is done in the following way:In the simulation environment menu:Results->Select…Select the schematic-save name and press OKNow, any expression in the calculator applies to the loaded results instead of the last simulation run results. Plotthe same expressions as before (open loop gain and pahse response).NOTE: If the Waveform window was closed for some reason, only the new curves will be plotted. If you want toplot again the AHDL simulation results, you have to select the result file name schematic and repeat theprocess. This result name corresponds always with the last simulation run results.The several waveform can be grouped to place the same type of mesurement in the same panel. Use theWaveforom window menu tool -Axes->To Strip. This will creat four panesl. Waveforms can be moved formone panel to the other by draggin and droping the curve with the mouse. You should obtain a Waveform windowsimmilar to the figure below:22 Introduction to schematic capture and simulation using Cadence DFW-II
END of the tutorial. If you have troubles be patient and pay attention to all the steps.______________________________How to provide a valid license to X-Win 32:1. In the X-Win32 License Wizard, select "Network (Floating)". OK.2. Open a web browser and go to http//deenord.upc.es3. Click on "Sistemas windows XP", then on "Licencias de software" (on the left bar); then on "Licencia de Xwin32"4. Copy the text of the license to the W-Win32 window that asks for it. Next. Finish23
Page 2 and 3: Attach to an existing technolgy fil
Page 4 and 5: There are Views that contain the in
Page 6 and 7: simulators. The signals that go fro
Page 8 and 9: Comp Library Cell View Parameter Co
Page 10 and 11: In the new Virtuoso Schematic Edito
Page 12 and 13: Finally, alter pressing OK en in th
Page 14 and 15: - In the calculator press first ‘
Page 16 and 17: 2.5.6 Saving the results:The simula
Page 18 and 19: output OUT;input INN,INP,VDD,VSS;el
Page 20 and 21: Since the VerilogA model was parame

Introduction to Cadence - UPC

Create successful ePaper yourself

Delete template?

Save as template?