12.07.2015 Views

Intel(R) 80219 General Purpose PCI Processor Evaluation Platform ...

Intel(R) 80219 General Purpose PCI Processor Evaluation Platform ...

Intel(R) 80219 General Purpose PCI Processor Evaluation Platform ...

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>Intel</strong>® IQ<strong>80219</strong> <strong>General</strong> <strong>Purpose</strong> <strong>PCI</strong> <strong>Processor</strong> <strong>Evaluation</strong> <strong>Platform</strong>Hardware Reference Section3.10.9.10 Switch S8E1- 7Used to enable the IDSEL reroute function at reset or power-up. The reset value of the secondary busprivate device mask register is modified according to the tie value of the IDSEL_REROUTE_EN pin.0 = on: reset value of the secondary bus private device mask register is x’00000000’.1 = off: reset value of the secondary bus private device mask register is x’22F20000’.Table 58.Switch S8E1 - 7: DescriptionsSwitch Association Description Factory DefaultS8E1-7<strong>PCI</strong>-X BridgeIDSEL_REROUTE_EN: Sets the value of S<strong>PCI</strong>-Xprivate device mask.OffTable 59.Switch S8E1 - 7: Settings and Operation ModeS8E1-7OffOnOperation Mode<strong>PCI</strong>-X Bridge hides the devices that using private space address lines.<strong>PCI</strong>-X Bridge does not hide any devices.3.10.9.11 Switch S8E1- 8Used to enable the opaque memory region at reset or power-up. The reset value of bit 0 of theopaque memory enable register is modified according to the tie value of the OPAQUE_EN pin.0 = on: reset value of bit 0 of the opaque memory enable register is b’0’.1 = off: reset value of bit 0 of the opaque memory enable register is b’1’.This register enables the opaque memory base, opaque memory limit, opaque memory base upper32 bits, and the opaque memory limit upper 32 bits registers. These registers specify a range of 64-bitmemory addresses that are used exclusively on the secondary <strong>PCI</strong> bus and are not to be accepted bythe bridge on either the primary or secondary interfaces.Table 60.Switch S8E1 - 8: DescriptionsSwitch Association Description Factory DefaultS8E1-8 <strong>PCI</strong>-X Bridge OPAQUE-EN: controls OPAQUE memory register. OffTable 61.Switch S8E1 - 8: Settings and Operation ModeS8E1-1Operation ModeOffOnEnables opaque.No opaque.62 Board Manual

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!