12.07.2015 Views

Intel(R) 80219 General Purpose PCI Processor Evaluation Platform ...

Intel(R) 80219 General Purpose PCI Processor Evaluation Platform ...

Intel(R) 80219 General Purpose PCI Processor Evaluation Platform ...

SHOW MORE
SHOW LESS
  • No tags were found...

Create successful ePaper yourself

Turn your PDF publications into a flip-book with our unique Google optimized e-Paper software.

<strong>Intel</strong>® IQ<strong>80219</strong> <strong>General</strong> <strong>Purpose</strong> <strong>PCI</strong> <strong>Processor</strong> <strong>Evaluation</strong> <strong>Platform</strong>Hardware Reference Section3.10.9.22 Jumper J9E1Base Address Register Enable:Used to enable the base address register at reset or power-up. The 64-bit register located atoffsets x'10' and x'14' is used to claim a 1 MB memory region when enabled. The register returnsall zeroes to read accesses and the associated memory region is not claimed when disabled.0 = (1-2): BAR disabled, register reads returns 0s, no memory region claimed.1 = (2-3): BAR enabled, bits 63:20 can be written by software to claim a 1 MB memory region.Table 82.Jumper J9E1: DescriptionsJumper Association Description Factory DefaultJ9E1 <strong>PCI</strong>-X Bridge BAR_EN: Enables Base Address Register (BAR) 2-3Table 83.Jumper J9E1: Settings and Operation ModeJ9E1Pins 1,2Pins 2,3Operation ModePulled up. BAR disabled, register reads return 0s, no memory region claimed.Pulled down. BAR enabled, bits 63:20 can be written by software to claim a 1 MB memoryregion.3.10.9.23 Jumper J9F1Primary Configuration Busy:Controls the reset and power up value of bit 2 of the miscellaneous control register. Used tosequence initialization with regard to the primary and secondary buses for applications thatrequire access to the bridge configuration registers from the secondary bus. When pulled high,the configuration commands received on the primary bus are retried until such time as bit 2 ofthe miscellaneous control register is set to b‘0’ by a configuration write initiated from thesecondary bus. Applications that do not require access to the bridge configuration registersfrom the secondary bus pull this signal to ground.0 = (2-3): Reset value of bit 2 of the miscellaneous control register is b‘0’.1 = (1-2): Reset value of bit 2 of the miscellaneous control register is b‘1’.Table 84.Jumper J9F1: DescriptionsJumper Association Description Factory DefaultJ9F1<strong>PCI</strong>-X BridgeP_CFG_BUSY: Allows user to control initializationsequence on the bridge.2-3Table 85.Jumper J9F1: Settings and Operation ModeJ9F1Pins 1,2Pins 2,3Operation ModePulled up. Reset value of bit 2 of the miscellaneous control register to b’0’.Pulled down. Reset value of bit 2 of the miscellaneous control register to b’1’.Board Manual 67

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!