"Linear Equation Solver using CMOS Technology" - Microelectronic ...

More documents

Recommendations

Info

Figure 13. CADENCE Schematic of the Final Solver Design with Input Buffers (8 unknowns)26
4 Implementation Results4.1. Digital Linear Equation Solver with 4 unknowns4.1.1. Initial DesignThe simulation setup for the initial solver design is provided in Appendix A1.7.1. A few simulationsare performed, since the circuit oscillates, as expected. Figure 14 shows the oscillating behavior of thecircuit. X1 and X2 are constant because of specific the input matrix A, they are basically masked bythe matrix coefficients. In addition, as seen in the simulation setup, diagonal elements are alwaysassumed to be 1, hence, they are not included in the pin list.VHDL initial solver design is also simulated. However, the outputs could not be computed (logic U-value is assumed) because of the oscillations.Figure 14. CADENCE Output waveforms for the Initial Solver Design (4 unknowns)27
Page 2: AcknowledgementsI would like to tha
Page 5 and 6: A1.3. XOR Cell ....................
Page 7 and 8: Figure 44. Schematic of DFF gate ..
Page 9 and 10: Figure 2. Schematic of three LSFRs
Page 11 and 12: 2.1. Digital Linear Equation Solver
Page 13 and 14: 2.1.2. Revised DesignIn order to pr
Page 15 and 16: 2.1.3. Final DesignThe timing of th
Page 17 and 18: Figure 7. Schematic of the Final So
Page 19 and 20: After verifying the correct operati
Page 21 and 22: 3.1.2. Revised DesignAs mentioned b
Page 23 and 24: Figure 11. CADENCE Schematic of Rev
Page 25: Figure 12. CADENCE Schematic of the
Page 29 and 30: Figure 15. MODELSIM Output waveform
Page 31 and 32: Figure 19. CADENCE Output waveforms
Page 39 and 40: Figure 32. Output waveforms_6 for t
Page 41 and 42: Figure 36. Output waveforms_8 for t
Page 43 and 44: 5 Further Improvements and Comments
Page 45 and 46: 7 References1 - "Encryption" , Data
Page 47 and 48: A1.2. AND CellFigure 40. Schematic
Page 49 and 50: A1.4. DLATCH CellFigure 43. Schemat
Page 51 and 52: A1.6. Input BuffersFigure 45. Schem
Page 53 and 54: A1.7.2. Simulation Setup for the Re
Page 55 and 56: A2 VHDL CodesA2.1.Initial Solver (4
Page 57 and 58: Xout (2)
Page 59 and 60: A2.2.2.GenSolver4_tb.vhdAs mentione
Page 61 and 62: endcountfclose(fid);endelsextxt=[xt
Page 63: if(K==N) %if you cannot find a 1 in

"Linear Equation Solver using CMOS Technology" - Microelectronic ...

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?