28.02.2013 Views

Bias Circuit

Bias Circuit

Bias Circuit

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

13.2 Amplifier Gain of Differential Amplifier and<br />

Common-Source Stage in Cascade<br />

In the example of Fig. 13.1, a differential stage and a common-source stage are connected in<br />

a cascade configuration; the input of the common-source stage is the output of the differential<br />

stage. The overall voltage gain is defined as av = vo/vi = vd3/vg1. But this is also<br />

Equation 13.1<br />

Therefore, the gain can be calculated by using the separate expressions considered previously<br />

for the differential amplifier stage [(8.15)] and the common-source stage [(5.5)]. This leads to<br />

Equation 13.2<br />

or using, from (4.5), gm = 2ID/Veff,<br />

Equation 13.3<br />

Throughout this unit, the assumption is made that gm1 = gm2 and veffn1 = Veffn2.<br />

The gain expression neglects the transistor output resistance in the differential amplifier gain<br />

for simplicity without a great loss of accuracy, due to the relatively small value of RD2. It also<br />

neglects the effect on the gain of the differential stage of Rbias. [Rbias and the output resistance<br />

are included in gain result (8.40), for comparison.] For a calculation of a numerical value of a<br />

representative gain, assume that Veffn1 = Veffp3 = 0.3 V, Vtno = Vtpo = 1.0 V (giving VRD2 = 1.3<br />

V), VRD3 = 5 V (for Vss = –5 V) and λp = 0.05 V –1 . The voltage-gain magnitude is |av| = 4.33 ·<br />

26.7 = 116. We compare this below with an amplifer that has better bias stability but which<br />

loses gain in a trade-off.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!