28.02.2013 Views

Bias Circuit

Bias Circuit

Bias Circuit

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

2.1 BJT and MOSFET Schematic Symbols, Terminal<br />

Voltages, and Branch Currents<br />

The BJT can be either a pnp or an npn. The MOSFET similarly can be a pmos or an nmos. The<br />

equivalents are npn and nmos and pnp and pmos. The following discussion is based on the npn<br />

and nmos, as shown in Fig. 2.1. (All polarities and current directions are reversed for the pnp<br />

and pmos. This provides for important versatility in applications.)<br />

Figure 2.1. BJT npn and MOSFET nmos transistors. The terminal<br />

configurations are designated common emitter and common source.<br />

The BJT terminals are designated collector, base, and emitter while those of the MOSFET are<br />

drain, gate, and source. The terminal configurations in Fig. 2.1 are, for the BJT, the common<br />

emitter, and for the MOSFET, the common source, in amplifier-stage parlance. This suggests<br />

that both the input (left side) and output (right side) are referred to the common terminal. For<br />

example, for the BJT, the input terminal voltage is VBE and the output terminal voltage is VCE.<br />

Similarly, for the MOSFET, we have VGS and VDS. Note that in the convention of subscripts in<br />

electronics, the first subscript is assigned positive. This matches the assignments in the<br />

diagram, and the plus and minus signs are superfluous.<br />

Note also the convention for symbols for all currents and voltage.<br />

Total voltage and current: vXY, iX<br />

Dc, bias, quiescent, or operating point: VXY, IX<br />

Signal or ac (RMS, peak): Vxy, Ix<br />

General instantaneous signal: vx, ix<br />

The voltage and current symbols in Fig. 2.4 are therefore for dc. For a voltage, a single<br />

subscript means that this terminal (or node) voltage is referred to the common terminal. For<br />

example, in the npn case above, VCE = VC.<br />

Figure 2.4. Basic NMOS amplifier with resistor gate biasing and input<br />

signal Vs. (a) Complete circuit. (b) Signal (or ac or incremental) circuit.<br />

The signal circuit is obtained by setting the power supply (dc) node to<br />

zero volts. (c) Linear signal circuit replaces the linear schematic<br />

representation.

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!