12.07.2015 Views

Logic Synthesis with VHDL System Synthesis Bob Reese Electrical ...

Logic Synthesis with VHDL System Synthesis Bob Reese Electrical ...

Logic Synthesis with VHDL System Synthesis Bob Reese Electrical ...

SHOW MORE
SHOW LESS
  • No tags were found...

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>Electrical</strong> & Computer EngineeringMississippi State UniversityStructural <strong>VHDL</strong>⇒ You do not have to use a schematic to connect <strong>VHDL</strong> blocks. Youcan write a structural <strong>VHDL</strong> model which ties the blocks together.⇒ Pros:→ When you synthesize the design all of the <strong>VHDL</strong> blocks areflattened (collapsed into one block) and it is possible that theresulting logic may be more efficient.→ The structural <strong>VHDL</strong> code is more portable to other designsystems than a schematic.⇒ Cons:→ Writing structural <strong>VHDL</strong> code can be more error prone thancreating a schematic (very easy to misplace a net when youdon’t have a ’picture’ to go by).→ The resulting flattened netlist can be more difficult to debug.<strong>Bob</strong> <strong>Reese</strong> 5/95<strong>System</strong>–32<strong>System</strong> Design <strong>with</strong> <strong>VHDL</strong>

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!