13.07.2015 Views

CS5531/32/33/34 - Eshop-Rychle.cz

CS5531/32/33/34 - Eshop-Rychle.cz

CS5531/32/33/34 - Eshop-Rychle.cz

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

<strong>CS5531</strong>/<strong>32</strong>/<strong>33</strong>/<strong>34</strong>3. PIN DESCRIPTIONSDIFFERENTIAL ANALOG INPUTAIN1+120AIN2+DIFFERENTIAL ANALOG INPUTDIFFERENTIAL ANALOG INPUTAMPLIFIER CAPACITOR CONNECT219<strong>CS5531</strong>/2318AIN1-C1AIN2-VREF+DIFFERENTIAL ANALOG INPUTVOLTAGE REFERENCE INPUTAMPLIFIER CAPACITOR CONNECTC2417VREF-VOLTAGE REFERENCE INPUTPOSITIVE ANALOG POWERVA+516DGNDDIGITAL GROUNDNEGATIVE ANALOG POWERVA-615VD+POSITIVE DIGITAL POWERLOGIC OUTPUT (ANALOG)/GUARDA0714CSCHIP SELECTLOGIC OUTPUT (ANALOG)A18 13SDISERIAL DATA INPUTMASTER CLOCKOSC2912 SDOSERIAL DATA OUTMASTER CLOCKOSC110 11SCLKSERIAL CLOCK INPUTDIFFERENTIAL ANALOG INPUTAIN1+124AIN2+DIFFERENTIAL ANALOG INPUTDIFFERENTIAL ANALOG INPUTDIFFERENTIAL ANALOG INPUTAIN1-AIN4+223CS55<strong>33</strong>/4<strong>32</strong>2AIN2-AIN3+DIFFERENTIAL ANALOG INPUTDIFFERENTIAL ANALOG INPUTDIFFERENTIAL ANALOG INPUTAIN4-421AIN3-DIFFERENTIAL ANALOG INPUTAMPLIFIER CAPACITOR CONNECTC1520VREF+VOLTAGE REFERENCE INPUTAMPLIFIER CAPACITOR CONNECTC2619VREF-VOLTAGE REFERENCE INPUTPOSITIVE ANALOG POWERVA+718DGNDDIGITAL GROUNDNEGATIVE ANALOG POWERVA-8 17VD+POSITIVE DIGITAL POWERLOGIC OUTPUT (ANALOG)/GUARDA0916CSCHIP SELECTLOGIC OUTPUT (ANALOG)A11015SDISERIAL DATA INPUTMASTER CLOCKOSC21114SDOSERIAL DATA OUTMASTER CLOCKOSC112 13SCLKSERIAL CLOCK INPUTClock GeneratorOSC1; OSC2 - Master Clock.An inverting amplifier inside the chip is connected between these pins and can be used with acrystal to provide the master clock for the device. Alternatively, an external (CMOScompatible) clock (powered relative to VD+) can be supplied into the OSC2 pin to provide themaster clock for the device.Control Pins and Serial Data I/OCS - Chip Select.When active low, the port will recognize SCLK. When high the SDO pin will output a highimpedance state. CS should be changed when SCLK = 0.46 DS289PP5

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!