01.08.2013 Views

Chapter 19 Universal Asynchronous Receiver-Transmitter (UART).pdf

Chapter 19 Universal Asynchronous Receiver-Transmitter (UART).pdf

Chapter 19 Universal Asynchronous Receiver-Transmitter (UART).pdf

SHOW MORE
SHOW LESS

You also want an ePaper? Increase the reach of your titles

YUMPU automatically turns print PDFs into web optimized ePapers that Google loves.

Functional Description www.ti.com<br />

1. Data to be transmitted are put in the device memory reserved for <strong>UART</strong>/IrDA/CIR transmission by the<br />

DMA:<br />

(a) Until the TX FIFO trigger level is not reached, a DMA request is generated<br />

(b) An element (1 byte) is transferred from the SDRAM to the TX FIFO at each DMA request (DMA<br />

element synchronization).<br />

2. Data in the TX FIFO are automatically transmitted.<br />

3. The end of the transmission is signaled by the <strong>UART</strong>i.<strong>UART</strong>_THR empty (TX FIFO empty).<br />

NOTE: In IrDA mode, the transmission does not end immediately after the TX FIFO empties, at<br />

which point the last data byte, the CRC field, and the stop flag still must be transmitted; thus,<br />

the end of transmission occurs a few milliseconds after the <strong>UART</strong>i.<strong>UART</strong>_THR register<br />

empties.<br />

<strong>19</strong>.3.6.4.3 DMA Reception<br />

Figure <strong>19</strong>-13 shows DMA reception.<br />

Received data<br />

1. Enable the reception.<br />

<strong>UART</strong>/<br />

IrDA/CIR<br />

RX FIFO<br />

2. Received data are put in the RX FIFO.<br />

Figure <strong>19</strong>-13. DMA Reception<br />

RX FIFO threshold<br />

DMA request<br />

DMA<br />

3. Data are transferred from the RX FIFO to the device memory by the DMA:<br />

Device<br />

memory<br />

Reserved for<br />

IrDA<br />

reception<br />

(a) At each received byte, the RX FIFO trigger level (one character) is reached and a DMA request is<br />

generated.<br />

(b) An element (1 byte) is transferred from the RX FIFO to the SDRAM at each DMA request (DMA<br />

element synchronization).<br />

4. The end of the reception is signaled by the EOF interrupt.<br />

<strong>19</strong>.3.7 Mode Selection<br />

<strong>19</strong>.3.7.1 Register Access Modes<br />

<strong>19</strong>.3.7.1.1 Operational Mode and Configuration Modes<br />

Register access depends on the register access mode, although register access modes are not correlated<br />

to functional mode selection. Three different modes are available:<br />

• Operational mode<br />

• Configuration mode A<br />

• Configuration mode B<br />

Operational mode is the selected mode when the function is active; serial data transfer can be performed<br />

in this mode.<br />

3646 <strong>Universal</strong> <strong>Asynchronous</strong> <strong>Receiver</strong>/<strong>Transmitter</strong> (<strong>UART</strong>) SPRUH73E–October 2011–Revised May 2012<br />

Submit Documentation Feedback<br />

Copyright © 2011–2012, Texas Instruments Incorporated<br />

uart-031

Hooray! Your file is uploaded and ready to be published.

Saved successfully!

Ooh no, something went wrong!