ARM Processor Instruction Set

More documents

Recommendations

Info

ARM Processor Instruction Set 5.7.1 Offsets and auto-indexing The offset from the base may be either a 12-bit unsigned binary immediate value in the instruction, or a second register (possibly shifted in some way). The offset may be added to (U=1) or subtracted from (U=0) the base register Rn. The offset modification may be performed either before (pre-indexed, P=1) or after (post-indexed, P=0) the base is used as the transfer address. The W bit gives optional auto increment and decrement addressing modes. The modified base value may be written back into the base (W=1), or the old base value may be kept (W=0). Post-indexed addressing In the case of post-indexed addressing, the write back bit is redundant and is always set to zero, since the old base value can be retained by setting the offset to zero. Therefore post-indexed data transfers always write back the modified base. The only use of the W bit in a post-indexed data transfer is in privileged mode code, where setting the W bit forces non-privileged mode for the transfer, allowing the operating system to generate a user address in a system where the memory management hardware makes suitable use of this hardware. Preliminary - Unrestricted 5.7.2 Shifted register offset 5.7.3 Bytes and words The 8 shift control bits are described in the data processing instructions section. However, the register specified shift amounts are not available in this instruction class. See ➲5.4.2 Shifts on page 5-9. This instruction class may be used to transfer a byte (B=1) or a word (B=0) between an ARM processor register and memory. The following text assumes that the ARM7500 is operating with 32-bit wide memory. If it is operating with 16-bit wide memory, the positions of bytes on the external data bus will be different, although, on the ARM7500 internal data bus the positions will be as described here. The action of LDR(B) and STR(B) instructions is influenced by the 3 instruction fetches. For more information see ➲5.16.7 Instruction speed summary on page 5-55. The two possible configurations are described below. 5-24 ARM7500 Data Sheet ARM DDI 0050C
ARM Processor Instruction Set Little Endian Configuration Byte load (LDRB) Byte store (STRB) Word load (LDR) expects the data on data bus inputs 7 through 0 if the supplied address is on a word boundary, on data bus inputs 15 through 8 if it is a word address plus one byte, and so on. The selected byte is placed in the bottom 8 bits of the destination register, and the remaining bits of the register are filled with zeros. See ➲Figure 4-1: Little Endian addresses of bytes within words on page 4-2. repeats the bottom 8 bits of the source register four times across data bus outputs 31 through 0. will normally use a word aligned address. However, an address offset from a word boundary will cause the data to be rotated into the register so that the addressed byte occupies bits 0 to 7. This means that half-words accessed at offsets 0 and 2 from the word boundary will be correctly loaded into bits 0 through 15 of the register. Two shift operations are then required to clear or to sign extend the upper 16 bits. This is illustrated in ➲Figure 5-15: Little Endian offset addressing on page 5-25. A word store (STR) should generate a word aligned address. The word presented to the data bus is not affected if the address is not word aligned. That is, bit 31 of the register being stored always appears on data bus output 31. A+3 A+2 A+1 A A+3 A+2 A+1 A memory A B C D A B C D 24 16 8 0 24 16 8 0 LDR from word aligned address register A B C D A B C D 24 16 8 0 24 16 8 0 Preliminary - Unrestricted LDR from address offset by 2 Figure 5-15: Little Endian offset addressing ARM7500 Data Sheet ARM DDI 0050C 5-25
Page 1 and 2: 1 11 5 ARM Processor Instruction Se
Page 3 and 4: ARM Processor Instruction Set 5.2 T
Page 5 and 6: ARM Processor Instruction Set 5.3.3
Page 7 and 8: ARM Processor Instruction Set . 31
Page 9 and 10: If the S bit is set (and Rd is not
Page 11 and 12: ARM Processor Instruction Set 31 30
Page 15 and 16: ARM Processor Instruction Set 5.5 P
Page 23: 5.7 Single data transfer (LDR, STR)
Page 29 and 30: 5.8 Block data transfer (LDM, STM)
Page 31 and 32: ARM Processor Instruction Set 0x100
Page 37 and 38: ARM Processor Instruction Set 5.9 S
Page 39 and 40: ARM Processor Instruction Set 5.10
Page 43 and 44: ARM Processor Instruction Set 5.12.
Page 49 and 50: 5.14.2 Transfers to R15 5.14.3 Tran
Page 53 and 54: ARM Processor Instruction Set BCC D
Page 55 and 56: ARM Processor Instruction Set ; Not
Page 57 and 58: ARM Processor Instruction Set • a

ARM Processor Instruction Set

Create successful ePaper yourself

Delete template?

Save as template?