Nios II Processor Reference Handbook

More documents

Recommendations

Info

Software Programming Model7–10 Altera CorporationNios II Processor Reference Handbook September 2004
8. Timer Core with AvalonInterfaceNII51008-1.1Core OverviewThe timer core with Avalon interface core is a 32-bit interval timer forAvalon-based processor systems, such as a Nios ® II processor system. Thetimer provides the following features:■■■■■■■Controls to start, stop, and reset the timerTwo count modes: count down once and continuous count-downCount-down period registerMaskable interrupt request (IRQ) upon reaching zeroOptional watchdog timer feature that resets the system if timer everreaches zeroOptional periodic pulse generator feature that outputs a pulse whentimer reaches zeroCompatible with 32-bit and 16-bit processorsDevice drivers are provided in the HAL system library for the Nios IIprocessor. The timer core is SOPC Builder-ready and integrates easily intoany SOPC Builder-generated system.FunctionalDescriptionFigure 8–1 shows a block diagram of the timer core.Figure 8–1. Timer Core Block DiagramRegister FilestatusAddress, data,etc.controlperiodlAvalonslaveinterfaceto on-chiplogicIRQresetrequest(watchdog)periodhsnaplsnaphControlLogicCountertimeout_pulseAltera Corporation 8–1September 2004
Page 1 and 2: Section II. PeripheralSupportThis s
Page 3 and 4: Chapter(s) Date / Version Changes M
Page 5 and 6: 5. SDRAM Controller withAvalon Inte
Page 7 and 8: SDRAM Controller with Avalon Interf
Page 19 and 20: 6. DMA Controller withAvalon Interf
Page 21 and 22: DMA Controller with Avalon Interfac
Page 31 and 32: 7. PIO Core With AvalonInterfaceNII
Page 33 and 34: PIO Core With Avalon InterfaceThe h
Page 35 and 36: PIO Core With Avalon InterfaceThe c
Page 37 and 38: PIO Core With Avalon InterfaceLegac
Page 39: PIO Core With Avalon InterfaceInter
Page 43 and 44: Timer Core with Avalon InterfaceDev
Page 45 and 46: Timer Core with Avalon Interface■
Page 47 and 48: Timer Core with Avalon InterfacecTh
Page 49 and 50: Timer Core with Avalon InterfaceWri
Page 51 and 52: 9. JTAG UART Core withAvalon Interf
Page 53 and 54: JTAG UART Core with Avalon Interfac
Page 65 and 66: 10. UART Core with AvalonInterfaceN
Page 67 and 68: UART Core with Avalon InterfaceThe
Page 69 and 70: UART Core with Avalon InterfaceConf
Page 71 and 72: UART Core with Avalon Interface■
Page 73 and 74: UART Core with Avalon Interface■a
Page 75 and 76: UART Core with Avalon Interface}fpr
Page 77 and 78: UART Core with Avalon InterfaceLimi
Page 79 and 80: UART Core with Avalon Interfacetxda
Page 81 and 82: UART Core with Avalon InterfaceTabl
Page 83 and 84: UART Core with Avalon InterfaceTabl
Page 85 and 86: 11. SPI Core with AvalonInterfaceNI
Page 87 and 88: SPI Core with Avalon InterfaceFigur
Page 89 and 90: SPI Core with Avalon InterfaceMaste
Page 91 and 92:
SPI Core with Avalon InterfaceFigur
Page 93 and 94:
SPI Core with Avalon InterfaceData
Page 95 and 96:
alt_avalon_spi_command()alt_avalon_
Page 97 and 98:
alt_avalon_spi_command()rxdata Regi
Page 99 and 100:
alt_avalon_spi_command()The control
Page 101 and 102:
12. EPCS Device ControllerCore with
Page 103 and 104:
EPCS Device Controller Core with Av
Page 105 and 106:
EPCS Device Controller Core with Av
Page 107 and 108:
13. Common Flash InterfaceControlle
Page 109 and 110:
Common Flash Interface Controller C
Page 111 and 112:
Common Flash Interface Controller C
Page 113 and 114:
14. System ID Core withAvalon Inter
Page 115 and 116:
alt_avalon_sysid_test()alt_avalon_s
Page 117 and 118:
15. Character LCD (Optrex16207) Con
Page 119 and 120:
Character LCD (Optrex 16207) Contro
Page 121 and 122:
16. Mutex Core with AvalonInterface
Page 123 and 124:
Mutex Core with Avalon Interface■
Page 125 and 126:
Mutex Core with Avalon InterfaceMut
Page 127 and 128:
altera_avalon_mutex_first_lock()alt
Page 129 and 130:
altera_avalon_mutex_open()altera_av
Page 131 and 132:
altera_avalon_mutex_unlock()altera_
show all

Nios II Processor Reference Handbook

You also want an ePaper? Increase the reach of your titles

Delete template?

Save as template?