PIC18F to PIC24F Migration: An Overview - Microchip

More documents

Recommendations

Info

BIT AND CONTROL FUNCTION MAPPINGThere is not a precise one-to-one correspondencebetween configuration and control functions of thePIC18F and PIC24F architectures. The most commondifferences are shown in Table 15. Details arediscussed later in this section.TABLE 15:COMPARISON OF OSCILLATOR BIT AND CONTROL FUNCTION MAPPINGOscillator Block Function PIC18F PIC24FDefine Start-up OscillatorDefine Primary Oscillator TypeDefine I/O Port Functions in EC OscillatorModesFOSC3:FOSC0(CONFIG1H) (1)FNOSC2:FNOSC0(Configuration Word 2)POSCMD1:POSCMD0(Configuration Word 2)OSCIOFCN(Configuration Word 2)Enable Secondary Oscillator T1OSCEN (T1CON) SOSCEN (OSCCON)Select INTOSC/FRC Postscaler IRCF2:IRCF0 (OSCCON) RCDIV2:RCDIV0 (CLKDIV)Switch Run-Time Clock SourceSCS1:SCS0 (OSCCON)NOSC2:NOSC0, OSWEN(OSCCON), FCKSM0(Configuration Word 2)Active Clock Source Monitoring OSTS, IOFS, T1RUN COSC2:COSC0Enable Two-Speed Start-up IESO (CONFIG1H) IESO (Configuration Word 2)Enable Fail-Safe Clock MonitorFCKSM1:FCKSM0FCMEN (CONFIG1H)(Configuration Word 2)Note 1: PIC18FXXXX devices only; FOSC2:FOSC0 (CONFIG2H) on current PIC18FXXJ Flash devices.PRIMARY OSCILLATORS (POSC)PIC18F microcontrollers, with the latest versions ofnanoWatt Technology, use an oscillator circuit that supportsa wide range of external components, including avariety of crystals, RC networks or external clock generators.To use the oscillator, users connect their crystal orRC circuit to the OSC1 and OSC2 pins, or present theexternal clock on OSC1. The exact oscillator mode to beused is selected during device configuration using theFOSC3:FOSC0 Configuration bits, and must match theactual external circuit to be used.PIC24F microcontrollers support a similar range ofoscillator options on the OSC1 and OSC2 pins;however, the options for support of low-power,low-frequency crystals and external RC resonantcircuits have been omitted. These have been replacedby the use of a high-speed internal RC oscillator, andthe use of the Timer1 oscillator in the more flexibleclock structure.The primary oscillator mode is selected during configurationwith a combination of the FNOSC2:FNOSC0 andPOSCMD Configuration bits. Like PIC18Fdevices, the configuration must match the externalcircuit to be used in the application.SECONDARY OSCILLATOR (SOSC)All PIC18F devices have the option to use the Timer1oscillator as a secondary clock source. The mosttypical arrangement for this option is to connect alow-power, 32 kHz watch crystal across pins T1OSIand T1OSO. The oscillator is controlled separatelyfrom the device clock controls with the T1OSCEN bit(T1CON).PIC24F devices also provide a secondary oscillatorthat is identical in function to the Timer1 oscillator; itonly differs in that it is controlled through the OSCCONregister with the SOSCEN bit. The crystal input/outputpins are renamed SOSCI and SOSCO.The PIC24F secondary oscillator takes the place of thePrimary LP Oscillator mode provided on PIC18Fdevices, but not supported on PIC24F. To use SOSC asthe default oscillator on start-up, it must by selected indevice configuration by the FNOSC2:FNOSC0 bits andenabled in software by setting the SOSCEN bit.DS39764A-page 20© 2006 Microchip Technology Inc.
INTERNAL RC OSCILLATORS (INTOSC/FRCAND INTRC/LPRC)The internal oscillators for PIC18F devices withnanoWatt Technology and PIC24F devices are virtuallyidentical, except in name. Both feature two independentinternal oscillators, an efficient 31 kHz oscillator and anaccurate, high-speed 8 MHz oscillator. Both architecturesuse a configurable postscaler, driven by the 8 MHzsource, to provide a range of clock frequencies, from31 kHz to 4 MHz (as well as the undivided 8 MHzoutput). Both architectures allow software selection fromthe 31 kHz or 8 MHz oscillators to provide the 31 kHzsource for various system features. Both clock systemspermit tuning of the 8 MHz source through a nominalrange of ±12%.The differences here are minor. For PIC18F devices,the internal 31 kHz and 8 MHz sources are generallyreferred to as INTOSC and INTRC. For PIC24Fdevices, they are known as the Fast RC (FRC) andLow-Power RC (LPRC) oscillators. INTOSC/FRC tuningis accomplished with 5 tuning bits (TUN4:TUN0) inPIC18F devices; PIC24F devices use 6 tuning bits(TUN5:TUN0) for finer resolution. Finally, the defaultvalue on Reset for the 8 MHz postscaler is 1 MHz forPIC18F devices and 4 MHz for PIC24F devices.PLL FREQUENCY MULTIPLIERPIC18F and PIC24F devices both support a 4x PLLfrequency multiplier for use with select clock sources.In all cases, the PLL provides a stable output only whenthe input frequency is between 4 and 10 MHz. Theoperation of the PLL differs substantially between thetwo architectures.For most PIC18F devices incorporating nanoWattTechnology, the PLL is automatically enabled forspecific, primary oscillator configurations and is alwaysoperational. All devices can use the HS oscillator withthe PLL; select later devices also allow the use of thePLL with the EC mode. These are distinct primaryoscillator configurations. If the user wishes to disable thePLL, the device must be reprogrammed and reconfigured.If the internal oscillator block is selected as thedevice’s default oscillator, the PLL is made availablewhen the INTOSC postscaler is configured for an outputof 4 or 8 MHz. In these cases, the PLL can be selectivelyenabled under software control with the PLLEN controlbit (OSCTUN).For PIC24F devices, the PLL is always available undersoftware control. It is available for all primary oscillatormodes, as well as FRC or FRCDIV operation (as longas a postscaler output of at least 4 MHz is selected). Touse the PLL, it is only necessary to perform a clockswitch to one of the PLL Clock modes. Once a PLLmode is selected, the state of the PLL’s output stabilityis indicated by the flag bit, LOCK (OSCCON).When the bit is set, the PLL output is stable.CLOCK SWITCHINGClock switching differs significantly between PIC18Fand PIC24F devices. Conceptually, both architectureshave three categories of oscillators: primary (externalcomponents connected to OSC pins), secondary(external crystal connected to T1OSC or SOSC pins)and internal RC. PIC18F devices permit the definitionof one and only one primary oscillator type used duringdevice configuration. This is the oscillator that is alwaysused when on device power-up and Reset. Thereafter,the device can switch between primary, secondary andinternal oscillator sources, under software control, bywriting to the SCS1:SCS0 bits. Once a primaryoscillator is defined, it cannot be changed unless thedevice is reprogrammed.For PIC24F devices, any one of the three major clocksources can be configured as the default start-up oscillator;users are no longer confined to just the primaryoscillator sources. During run time, the device canswitch between any of the available oscillator modesunder software control. This means, that among otherthings, it is possible to switch between a Primary Clockmode and its PLL counterpart while the application isrunning. It is also possible to start the device using theTimer1 or LPRC oscillator, rather than switch to thosesources after Reset or power-up (as was required inPIC18F implementations of nanoWatt Technology). Infact, it is possible to completely disable the primaryoscillator source in PIC24F devices; something thatcannot be done on the PIC18F architecture.This increased flexibility makes clock switching onPIC24F devices a more complex sequence. The newoscillator is selected with the NOSC2:NOSC0 bits andby setting the Oscillator Switch Enable bit, OSWEN. Toprevent unintended changes, PIC24F devices also usean additional safety interlock that requires an unlocksequence to write each byte of the OSCCON register.PIC24F unlocks the high or low byte for one instructionafter two specific literals are written to the high or lowbyte of OSCCON. An instruction counter ensures theunlock sequence is performed within a maximumnumber of instructions and remains unlocked for oneinstruction cycle. Because these sequences are sotime critical, the unlock sequences are done with anassembly language routine. When the NOSC bitsmatch the COSC bits, or the OSWEN bit is clear, theclock switch has been completed successfully.Because the New Oscillator Select bits, NOSC, andOscillator Switch Enable bit, OSWEN (OSCCON),reside in opposite halves of OSCCON, two unlocksequences are needed to request a system clockswitch. For examples of the OSCCON unlocksequences, refer to the specific device data sheet.© 2006 Microchip Technology Inc. DS39764A-page 21
Page 1 and 2: PIC18F to PIC24F Migration: An Over
Page 3 and 4: W REGISTERSAll PIC18F devices have
Page 5 and 6: SUPPORTED DATA TYPESAside from bit-
Page 7 and 8: Memory Map and Program MemoryBoth P
Page 9 and 10: INTERRUPT/RESET/TRAP VECTORSIn PIC1
Page 11 and 12: Data Memory SpaceThe PIC24F data me
Page 13 and 14: Resets and Start-up TimingThe PIC24
Page 15 and 16: ADDITIONAL PIC24F RESETSBeyond the
Page 17 and 18: Interrupt ControllerThe PIC24F inte
Page 19: OscillatorThe PIC24F oscillator sys
Page 23 and 24: Power-Saving FeaturesPIC24F power-s
Page 25: Watchdog Timer (WDT)The Watchdog Ti
Page 28 and 29: NEW PIC24F FEATURES• Open-drain i
Page 30 and 31: NEW PIC24F FEATURESThe most apparen
Page 32 and 33: In Full-Bridge mode, the PIC18F PWM
Page 34 and 35: Serial Peripheral Interface (SPI)Th
Page 36 and 37: Inter-Intergrated Circuit (I 2 C)Th
Page 38 and 39: Universal AsynchronousReceiver/Tran
Page 40 and 41: TRANSMISSION SETUP (8-BIT DATA MODE
Page 42 and 43: NEW PIC24F A/D FEATURESMany of the
Page 44 and 45: NEW PIC24F COMPARATOR MODULEFEATURE
Page 46 and 47: NOTES:DS39764A-page 46© 2006 Micro
Page 48 and 49: TABLE A-1:PIC18FInstructionPIC18F A
Page 54: WORLDWIDE SALES AND SERVICEAMERICAS

PIC18F to PIC24F Migration: An Overview - Microchip

Create successful ePaper yourself

Delete template?

Save as template?